

Data Sheet September 26, 2006 FN8160.2

Digitally Controlled Potentiometer (XDCP™)

The Intersil X9116 is a digitally controlled nonvolatile potentiometer designed to be used in trimmer applications. The pot consists of 15 equal resistor segments that connect to the wiper pin through programmable CMOS switches. The tap position is programmed through a 3-wire up/down serial port. The last position of the wiper is stored in a nonvolatile memory location which is recalled at the time of power up of the device.


The wiper moves through sequential tap positions with inputs on the serial port. A falling edge on INC (bar) causes the tap position to increment one position up or down based on whether the U/D (bar) pin is held high or low.

The X9116 can be used in many applications requiring a variable resistance. In many cases it can replace a mechanical trimmer and offers many advantages such as temperature and time stability as well as the reliability of a solid state solution.


Features


- · Solid-state nonvolatile
- 16 wiper taps
- · 3-wire up/down serial interface
- V_{CC} = 2.7V and 5V
- Active current < 50µA max.
- Standby current < 1µA max.
- $R_{TOTAL} = 10k\Omega$
- Packages: 8 Ld MSOP, 8 Ld SOIC
- Pb-free plus anneal available (RoHS compliant)

Pinout



Block Diagram





Ordering Information

PART NUMBER (BRAND)	PART MARKING	V _{CC} LIMITS (V)	R _{TOTAL} (kΩ)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
X9116WM8T1	AAZ	5V ±10%	10	0 to +70	8 Ld MSOP Tape and Reel	M8.118
X9116WM8ZT1 (Note)	AKY			0 to +70	8 Ld MSOP (Pb-free) Tape and Reel	M8.118
X9116WM8I*	AFL			-40 to +85	8 Ld MSOP	M8.118
X9116WM8IZ* (Note)	DCG			-40 to +85	8 Ld MSOP (Pb-free)	M8.118
X9116WS8*	X9116W			0 to +70	8 Ld SOIC	M8.15
X9116WS8Z* (Note)	X9116W Z			0 to +70	8 Ld SOIC (Pb-free)	M8.15
X9116WS8I*	X9116W I			-40 to +85	8 Ld SOIC	M8.15
X9116WS8IZ* (Note)	X9116W ZI			-40 to +85	8 Ld SOIC (Pb-free)	M8.15
X9116WM8-2.7**	AFK	-2.7-5.5		0 to +70	8 Ld MSOP	M8.118
X9116WM8Z-2.7* (Note)	AOJ			0 to +70	8 Ld MSOP (Pb-free)	M8.118
X9116WM8I-2.7*	ABA			-40 to +85	8 Ld MSOP	M8.118
X9116WM8IZ-2.7* (Note)	AKS			-40 to +85	8 Ld MSOP (Pb-free)	M8.118
X9116WS8-2.7*	X9116W F			0 to +70	8 Ld SOIC	M8.15
X9116WS8Z-2.7* (Note)	X9116W ZF			0 to +70	8 Ld SOIC (Pb-free)	M8.15
X9116WS8I-2.7*	X9116W G			-40 to +85	8 Ld SOIC	M8.15
X9116WS8IZ-2.7* (Note)	X9116W ZG			-40 to +85	8 Ld SOIC (Pb-free)	M8.15

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Pin Descriptions

V_H/R_H and V_L/R_L

The high (V_H/R_H) and low (V_L/R_L) terminals of the X9116 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V_{SS} and the maximum is V_{CC}.

$V_{\rm w}/R_{\rm w}$

 $R_{\text{W}}/R_{\text{W}}$ is the wiper terminal and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically 200Ω to 400Ω depending upon V_{CC} .

Up/Down (U/D)

The U/\overline{D} input controls the direction of the wiper movement and whether the counter is incremented (up) or decremented (down).

Increment (INC)

The $\overline{\text{INC}}$ input is negative-edge triggered. Toggling $\overline{\text{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/\overline{D} input.

Chip Select (CS)

The device is selected when the $\overline{\text{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\text{CS}}$ is returned HIGH while the $\overline{\text{INC}}$ input is also HIGH. After the store operation is complete the X9116 will be placed in the low power standby mode until the device is selected once again.

Pin Descriptions

SYMBOL	DESCRIPTION
V _H /R _H	High Terminal
V _W /R _W	Wiper Terminal
V _L /R _L	Low Terminal
V _{SS}	Ground
VCC	Supply Voltage
U/D	Up/Down Control Input
ĪNC	Increment Control Input
<u>cs</u>	Chip Select Input

^{*}Add "T1" suffix for tape and reel.

^{**}Add "T2" suffix for tape and reel.

Principles of Operation

There are three sections of the X9116: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 15 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper pin.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

The electronic switches on the device operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for t_{IW} (\overline{INC} to V_W change). The R_{TOTAL} value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

Instructions and Programming

The $\overline{\text{INC}}$, $\text{U/}\overline{\text{D}}$ and $\overline{\text{CS}}$ inputs control the movement of the wiper along the resistor array. With $\overline{\text{CS}}$ set LOW, the device is selected and enabled to respond to the U/ $\overline{\text{D}}$ and $\overline{\text{INC}}$ inputs. HIGH to LOW transitions on $\overline{\text{INC}}$ will increment or decrement (depending on the state of the U/ $\overline{\text{D}}$ input) a four bit counter. The output of this counter is decoded to select one of 16 wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH.

The system may select the X9116, move the wiper, and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep $\overline{\text{INC}}$ LOW while taking $\overline{\text{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalls the previously stored data.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation, minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, etc.

The state of U/D may be changed while \overline{CS} remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.

Mode Selection

cs	INC	U/D	MODE		
L	~	Н	Wiper Up		
L	~	L	Wiper Down		
	Н	Х	Store Wiper Position		
Н	Х	Х	Standby Current		
	L	Х	No Store, Return to Standby		

Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

<u>intersil</u>

Absolute Maximum Ratings

Temperature under bias
Storage temperature65°C to +150°C
Voltage on \overline{CS} , \overline{INC} , U/\overline{D} , V_H/R_H , V_L/R_L
and V _{CC} with respect to V _{SS} 1V to +7V
$\Delta V = V_H/R_H-V_L/R_L $
Lead temperature (soldering, 10 seconds) +300°C
I_W (10 seconds)±10.0mA

Recommended Operating Conditions

Temperature Range
Commercial
Industrial40°C to +85°C
Supply Voltage (V _{CC}) Limits
X91165V ± 10%
X9116-2.7
X9116-2.7

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Potentiometer Specifications Over recommended operating conditions unless otherwise stated

SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN	TYP	MAX	UNIT
R _{TOTAL}	End to end resistance variation		-20		+20	%
V_{VH}	V _H /R _H terminal voltage	V _{SS} = 0V	V _{SS}		V _{CC}	V
V_{VL}	V _L /R _L terminal voltage	V _{SS} = 0V	V _{SS}		V _{CC}	V
	Power rating	$R_{TOTAL} = 10k\Omega$			10	mW
R _W	Wiper resistance	I _W = 1mA, V _{CC} = 5V		200	400	Ω
R _W	Wiper resistance	I _W = 1mA, V _{CC} = 2.7V		400	1000	Ω
I _W	Wiper current		-5.0		+5.0	mA
	Noise	Ref: 1kHz		-120		dBV√Hz
	Resolution			6		%
	Absolute linearity (Note 1)	V _{w(n)(actual)} - V _{w(n)(expected)}	-1		+1	MI (Note 3)
	Relative linearity (Note 2)	$V_{w(n+1)} - [V_{w(n) + MI}]$	-0.2		+0.2	MI (Note 3)
	R _{TOTAL} temperature coefficient			±300		ppm/°C
	Ratiometric temperature coefficient				±20	ppm/°C
C _H /C _L /C _W	Potentiometer capacitances	See Circuit #3		10/10/25		pF

NOTES:

- 1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = $(V_{w(n)}(actual) V_{w(n)}(expected)) = \pm 1$ MI Maximum.
- 2. Relative linearity is a measure of the error in step size between taps = $V_{W(n+1)}$ -[$V_{w(n)}$ + MI] = ± 0.2 MI.
- 3. 1 MI = Minimum Increment = $R_{TOT}/15$.

DC Electrical Specifications Over recommended operating conditions unless otherwise specified

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP (Note 4)	MAX	UNIT
I _{CC1}	V _{CC} active current (Increment)	$\overline{\frac{\text{CS}}{\text{INC}}} = \text{V}_{\text{IL}}, \text{ U/}\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and}$ $\overline{\text{INC}} = 0.4\text{V}/2.4\text{V @ max t}_{\text{CYC}}$			150	μΑ
I _{CC2}	V _{CC} active current (Store) (EEPROM Store)	$\overline{\frac{\text{CS}}{\text{INC}}} = \text{V}_{\text{IH}}, \text{U}/\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and }$ $\overline{\text{INC}} = \text{V}_{\text{IH}} @ \text{max t}_{\text{WR}}$			400	μA
I _{SB}	Standby supply current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 0.3\text{V}$, $\text{U}/\overline{\text{D}}$ and $\overline{\text{INC}} = \text{V}_{\text{SS}}$ or $\text{V}_{\text{CC}} - 0.3\text{V}$			1	μΑ
ILI	CS, INC, U/D input leakage current	V _{IN} = V _{SS} to V _{CC}			±10	μΑ
V _{IH}	CS, INC, U/D input HIGH voltage		2V		V _{CC} + 0.5	V
V _{IL}	CS, INC, U/D input LOW voltage		-0.5		0.8	٧
C _{IN} (Note 5)	CS, INC, U/D input capacitance	V_{CC} = 5V, V_{IN} = V_{SS} , T_A = 25°C, f = 1MHz			10	pF

- 4. Typical values are for T_A = +25°C and nominal supply voltage.
- 5. This parameter is periodically sampled and not 100% tested.


Endurance And Data Retention


PARAMETER	MIN	UNIT
Minimum endurance	100,000	Data changes per bit
Data retention	100	Years


Test Circuit #1

Test Circuit #2

Circuit #3 SPICE Macro Model







A.C. Conditions of Test

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input reference levels	1.5V


DC Electrical Specifications Over recommended operating conditions unless otherwise specified

SYMBOL	PARAMETER	MIN	TYP (NOTE 6)	MAX	UNIT
t _{Cl}	CS to INC setup	100			ns
t _{ID}	INC HIGH to U/D change	100			ns
t _{DI}	U/D to INC setup	2.9			μs
t _{IL}	INC LOW period	1			μs
t _{IH}	INC HIGH period	1			μs
t _{IC}	INC inactive to CS inactive	1			μs
^t CPH	CS deselect time (STORE)	10			ms
t _{IVV}	INC to Vw change		1	5	μs
tcyc	INC cycle time	4			μs
t _{R,} t _F (Note 7)	INC input rise and fall time			500	μs
t _{PU} (Note 7)	Power up to wiper stable			5	μs
t _R V _{CC} (Note 7)	V _{CC} Power-up rate	15		50	mV/μs
t _{WR}	Store cycle		5	10	ms

Power Up and Down Requirements

There are no restrictions on the power-up or power-down conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to V_H , V_L , and V_W , i.e., $V_{CC} \ge V_H$, V_L , V_W . The V_{CC} ramp rate spec is always in effect.

A.C. Timing




NOTES:


- 6. Typical values are for $T_A = +25^{\circ}C$ and nominal supply voltage.
- 7. This parameter is not 100% tested.
- 8. MI in the A.C. timing diagram refers to the minimum incremental change in the V_W output due to a change in the wiper position.

6

Basic Configurations of Electronic Potentiometers




THREE-TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER




TWO-TERMINAL VARIABLE RESISTOR; VARIABLE CURRENT

Basic Circuits


BUFFERED REFERENCE VOLTAGE




CASCADING TECHNIQUES



NONINVERTING AMPLIFIER




VOLTAGE REGULATOR



 $V_O (REG) = 1.25V (1+R_2/R_1)+ladj R_2$


COMPARATOR WITH HYSTERESIS



 $\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{aligned}$

(FOR ADDITIONAL CIRCUITS, SEE AN115)

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCHES		INCHES MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.0532	0.0688	1.35	1.75	-	
A1	0.0040	0.0098	0.10	0.25	-	
В	0.013	0.020	0.33	0.51	9	
С	0.0075	0.0098	0.19	0.25	-	
D	0.1890	0.1968	4.80	5.00	3	
Е	0.1497	0.1574	3.80	4.00	4	
е	0.050	BSC	1.27	BSC	-	
Н	0.2284	0.2440	5.80	6.20	-	
h	0.0099	0.0196	0.25	0.50	5	
L	0.016	0.050	0.40	1.27	6	
N	8	3	1	В	7	
α	0°	8°	0°	8°	-	

Rev. 1 6/05

Mini Small Outline Plastic Packages (MSOP)



M8.118 (JEDEC MO-187AA) 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.010	0.014	0.25	0.36	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.026 BSC		0.65 BSC		-
E	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037 REF		0.95 REF		-
N	8		8		7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
0	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0°	6 ⁰	0°	6 ⁰	-

Rev. 2 01/03

NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane -H .
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com