

# µA741x General-Purpose Operational Amplifiers

#### **Features**

- **Short-Circuit Protection**
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- No Latch-Up
- Designed to Be Interchangeable With Fairchild µA741

#### μΑ741M . . . J PACKAGE (TOP VIEW) NC 14 NC 13 NC NC [ 2 OFFSET N1 12 NC 3 IN-4 11 ∏ V<sub>CC+</sub> 10 OUT IN+ 5 9 ☐ OFFSET N2 $V_{CC}-$ 6 NC NC μΑ741M . . . U PACKAGE (TOP VIEW) 10 ∏ NC NC 9 NC OFFSET N1 2 IN-8 V<sub>CC+</sub> 3 IN+ TUO [ 4 $V_{CC-}$ OFFSET N2


#### 2 Description

The µA741 device is a general-purpose operational amplifier featuring offset-voltage null capability.


The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The device is shortcircuit protected and the internal frequency compensation ensures stability without external components. A low value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 2.

The µA741C device is characterized for operation from 0°C to 70°C. The µA741M device (obsolete) is characterized for operation over the full military temperature range of -55°C to 125°C.

> μΑ741M . . . JG PACKAGE μΑ741C, μΑ741I...D, P, OR PW PACKAGE (TOP VIEW)




μΑ741M . . . FK PACKAGE (TOP VIEW)




NC - No internal connection





#### **Schematic**




Component C	ount
Transistors	22
Resistors	11
Diode	1
Capacitor	1



#### 2.1 µA741Y Chip Information

This chip, when properly assembled, displays characteristics similar to the  $\mu$ A741C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





### 2.2 Absolute Maximum Ratings<sup>(1)</sup>

over virtual junction temperature range (unless otherwise noted)

			μA741C	μΑ741M	UNIT		
V <sub>CC+</sub>	Supply voltage (2)		18	22	С		
V <sub>CC</sub> -	Supply voltage (2)		-18	-22	V		
$V_{ID}$	Differential input voltage (3)		±15	±30	V		
VI	Input voltage, any input <sup>(2)(4)</sup>		±15	±15	V		
	Voltage between offset null (either OFFSET N1 or OFFSET N2) and	±15	±0.5	V			
	Duration of output short circuit <sup>(5)</sup>		unlimited	unlimited			
	Continuous total power dissipation	nuous total power dissipation					
T <sub>A</sub>	Operating free-air temperature range		0 to 70	-55 to 125	°C		
	Storage temperature range		-65 to 150	-65 to 150	°C		
	Case temperature for 60 seconds	FK package		260	°C		
	Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J, JG, or U package		300	°C		
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D, P, or PS package	260		°C		

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltage values, unless otherwise noted, are with respect to the midpoint between  $V_{CC+}$  and  $V_{CC-}$
- Differential voltages are at IN+ with respect to IN -.
- The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

  The output may be shorted to ground or either power supply. For the µA741M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

#### **Dissipation Rating Table**

PACKAGE	T <sub>A</sub> ≤ 25°C ACKAGE POWER RATING		DERATE ABOVE T <sub>A</sub>	TA = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	500 mW	5.8 mW/°C	64°C	464 mW	377 mW	N/A
FK	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
J	500 mW	11.0 mW/°C	105°C	500 mW	500 mW	275 mW
JG	500 mW	8.4 mW/°C	90°C	500 mW	500 mW	210 mW
Р	500 mW	N/A	N/A	500 mW	500 mW	N/A
PS	525 mW	4.2 mW/°C	25°C	336 mW	N/A	N/A
U	500 mW	5.4 mW/°C	57°C	432 mW	351 mW	135 mW



#### 2.3 Electrical Characteristics

at specified virtual junction temperature,  $V_{CC\pm} = \pm 15 \text{ V}$  (unless otherwise noted)

	DADAMETER	TEST COMPLETIONS	T (1)	μ	A741C		μ	A741M		UNIT	
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
V	lanut offeet voltage	V 0	25°C		1	6		1	5	mV	
V <sub>IO</sub>	Input offset voltage	$V_O = 0$	Full range			7.5		±15	6	mv	
$\Delta V_{IO(adj)}$	Offset voltage adjust range	V <sub>O</sub> = 0	25°C		±15			20	200	mV	
	Input offeet current	V <sub>O</sub> = 0	25°C		20	200			500	nA	
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 0	Full range			300			500	IIA	
	Input bing ourrent	V <sub>O</sub> = 0	25°C		80	500		80	500	nΛ	
I <sub>IB</sub>	Input bias current	v <sub>O</sub> = 0	Full range			800			1500	nA	
\/	Common-mode input voltage range		25°C	±12	±13		±12	±13		V	
V <sub>ICR</sub>	Common-mode input voltage range		Full range	±12			±12			V	
		$R_L = 10 \text{ k}\Omega$	25°C	±12	±14		±12	±14			
V	Maximum peak output voltage swing	R <sub>L</sub> ≥ 10 kΩ	Full range	±12			±12			V	
V <sub>OM</sub>		$R_L = 2 k\Omega$	25°C	±10			±10	±13		v	
		$R_L \ge 2k\Omega$	Full range	±10			±10				
^	Large-signal differential voltage	$R_L \ge 2k\Omega$	25°C	20	200		50	200		V/mV	
A <sub>VD</sub>	amplification	V <sub>O</sub> = ±10 V	Full range	15			25			V/IIIV	
ri	Input resistance		25°C	0.3	2		0.3	2		ΜΩ	
r <sub>o</sub>	Output resistance	$V_O = 0$ , See <sup>(2)</sup>	25°C		75			75		Ω	
Ci	Input capacitance		25°C		1.4			1.4		pF	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	70	90		70	90		dB	
CIVIKK	Common-mode rejection ratio	VIC = VICRmin	Full range	70			70			uБ	
k	Supply voltage sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ )	$V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V}$	25°C		30	150		30	150	///	
k <sub>SVS</sub>	Supply voltage sensitivity (\(\D\)\(\D\)\(\D\)\(\CC)	V <sub>CC</sub> = ±9 V (0 ±13 V	Full range			150			150	μV/V	
I <sub>OS</sub>	Short-circuit output current		25°C		±25	±40		±25	±40	mA	
1	Supply current	V <sub>O</sub> = 0, No load	25°C		1.7	2.8		1.7	2.8	mA	
I <sub>CC</sub>	Supply current	VO = 0, NO IDAU	Full range			3.3			3.3	IIIA	
D	Total power dissipation	$V_0 = 0$ , No load	25°C		50	85		50	85	5 mW	
P <sub>D</sub>	i otai powei dissipation	v <sub>O</sub> = 0, NO loau	Full range			100			100	IIIVV	

<sup>(1)</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the  $\mu$ A741C is 0°C to 70°C and the  $\mu$ A741M is -55°C to 125°C.

#### 2.4 Operating Characteristics

over operating free-air temperature range,  $V_{CC\pm}$  = ±15 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	μA	μΑΑ741C			μ <b>Α741</b> Μ			
	PARAMETER	1E31 CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
t <sub>r</sub>	Rise time	$V_{L} = 20 \text{ mV}, R_{L} = 2 \text{ k}\Omega,$		0.3			0.3		μs	
	Overshoot factor	C <sub>L</sub> = 100 pF, See Figure 1		5%			5%			
SR	Slew rate at unity gain	$V_I = 10 \text{ V}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, \text{ See Figure 1}$		0.5			0.5		V/µs	

<sup>(2)</sup> This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.



#### 2.5 Electrical Characteristics

at specified virtual junction temperature,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

	DADAMETED	TEST CONDITIONS	ı	JA741Y		LINUT	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IO</sub>	Input offset voltage	V <sub>O</sub> = 0		1	5	mV	
$\Delta V_{IO(adj)}$	Offset voltage adjust range	V <sub>O</sub> = 0		±15		mV	
I <sub>IO</sub>	Input offset current	V <sub>O</sub> = 0		20	200	nA	
I <sub>IB</sub>	Input bias current	V <sub>O</sub> = 0		80	500	nA	
V <sub>ICR</sub>	Common-mode input voltage range		±12	±13		V	
Maximum pook autout valtage aving		$R_L = 10 \text{ k}\Omega$	±12	±14			
V <sub>OM</sub>	Maximum peak output voltage swing	$R_L = 2 k\Omega$	±10	±13		V	
A <sub>VD</sub>	Large-signal differential voltage amplification	$R_L \ge 2k\Omega$	20	200		V/mV	
ri	Input resistance		0.3	2		ΜΩ	
ro	Output resistance	V <sub>O</sub> = 0, See <sup>(1)</sup>		75		Ω	
C <sub>i</sub>	Input capacitance			1.4		pF	
CMRR	Common-mode rejection ratio	V <sub>IC</sub> = V <sub>ICRmin</sub>	70	90		dB	
k <sub>SVS</sub>	Supply voltage sensitivity (ΔV <sub>IO</sub> /ΔV <sub>CC</sub> )	V <sub>CC</sub> = ±9 V to ±15 V		30	150	μV/V	
Ios	Short-circuit output current			±25	±40	mA	
I <sub>CC</sub>	Supply current	V <sub>O</sub> = 0, No load		1.7	2.8	mA	
P <sub>D</sub>	Total power dissipation	V <sub>O</sub> = 0, No load		50	85	mW	

<sup>(1)</sup> This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

### 2.6 Operating Characteristics

over operating free-air temperature range,  $V_{CC\pm} = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	μ	μ <b>ΑΑ741</b> Υ				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
t <sub>r</sub>	Rise time	$V_{I} = 20 \text{ mV}, R_{I} = 2 \text{ k}\Omega,$		0.3		μs		
	Overshoot factor	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, \text{ See Figure 1}$		5%				
SR	Slew rate at unity gain	$V_I = 10 \text{ V}, R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, \text{ See Figure 1}$		0.5		V/µs		



### 3 Parameter Measurement Information




Figure 1. Rise Time, Overshoot, and Slew Rate

## 4 Application Information

Figure 2 shows a diagram for an input offset voltage null circuit.





Figure 2. Input Offset Voltage Null Circuit

# 5 Typical Characteristics<sup>(1)</sup>










Figure 9. Common-Mode Rejection Ratio vs Frequency




Figure 10. Output Voltage vs Elapsed Time




Figure 11. Voltage-Follower Large-Signal Pulse Response



#### **6 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision B (September 2000) to Revision C	Page
•	Updated document to new TI data sheet format - no specification changes.	1
С	Changes from Revision C (January 2014) to Revision D	Page
•	Fixed Typical Characteristics Graphs to remove extra lines	8

#### 6.1 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.





15-Feb-2014

#### **PACKAGING INFORMATION**

Orderable Device		Package Type	Package Drawing	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	2010			Qty	(2)	(6)	(3)		(4/5)	
UA741CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C	Samples
UA741CJG	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	0 to 70		
UA741CJG4	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	0 to 70		
UA741CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	UA741CP	Samples
UA741CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	UA741CP	Samples
UA741CPSR	ACTIVE	so	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	U741	Samples
UA741CPSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	U741	Samples
UA741CPSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	U741	Samples
UA741MFKB	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI	-55 to 125		
UA741MJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
UA741MJB	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
UA741MJG	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	-55 to 125		
UA741MJGB	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI	-55 to 125		

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



#### PACKAGE OPTION ADDENDUM

15-Feb-2014

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Feb-2014

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

4	7 til dillionolono aro nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	UA741CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	UA741CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1

www.ti.com 15-Feb-2014




#### \*All dimensions are nominal

ĺ	Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	UA741CDR	SOIC	D 8		2500	340.5	338.1	20.6
I	UA741CPSR	SO	PS	8	2000	367.0	367.0	38.0

### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK (S-CQCC-N\*\*)

### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.




# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## PS (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>