SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990

- No Frequency Compensation Required
- Low Power Consumption
- Short-Circuit Protection
- **Offset-Voltage Null Capability**
- Wide Common-Mode and Differential **Voltage Ranges**
- No Latch-Up
- Designed to Be Interchangeable With Fairchild µA747C and µA747M


description


The uA747 is a dual general-purpose operational amplifier featuring offset-voltage null capability. Each half is electrically similar to uA741.

The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is short-circuit protected and the internal frequency compensation ensures stability without external components. A low-value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 2.

The uA747C is characterized for operation from 0°C to 70°C; the uA747M is characterized for operation over the full military temperature range of -55°C to 125°C.

symbol (each amplifier)





NC - No internal connection

[†] The two positive supply terminals (1 V_{CC} + and 2 V_{CC} +) are connected together internally.

AVAILABLE OF TIONS										
	V _{IO} Max AT 25°C	PACKAGE								
тд			20-PIN							
		SMALL OUTLINE (D)	CERAMIC DIP (J)	PLASTIC DIP (N)	FLAT PACK (W)	CHIP CARRIER (FK)				
0°C to		17/700		17 (70)						
70°C	6 mV	uA747CD	_	uA747CN	_	_				
–55°C to 125°C	5 mV	_	uA747MJ	_	uA747MW	uA747MFK				

AVAILARIE OPTIONS


The D package is available taped and reeled. Add the suffix R to the device type, (i.e., uA747CDR).

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990

schematic (each amplifier)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		uA747C	uA747M	UNIT
Supply voltage, V _{CC+} (see Note 1)		18	22	V
Supply voltage, V _{CC} (see Note 1)		-18	-22	V
Differential input voltage (see Note 2)		±30	±30	V
Input voltage any input (see Notes 1 and 3)	±15	±15	V	
Voltage between any offset null terminal (N1/N2) and $V_{\mbox{CC}-}$	±0.5	±0.5	V	
Duration of output short circuit (see Note 4)	unlimited	unlimited		
Continuous total dissipation	See Dissipation Rating Table			
Operating free-air temperature range	temperature range			°C
Storage temperature range	prage temperature range			°C
Case temperature for 60 seconds	FK package		260	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J or W package		300	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package	260		°C

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC +} and V_{CC -}.

2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

4. The output may be shorted to ground or either power supply. For the uA747M only, the unlimited duration of the short circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING			T _A = 70°C POWER RATING	T _A = 125°C POWER RATING			
D	800 mW	7.6 mW/°C	45°C	608 mW	—			
FK	800 mW	11.0 mW/°C	77°C	800 mW	275 mW			
J	800 mW	11.0 mW/°C	77°C	800 mW	275 mW			
N	800 mW	9.2 mW/°C	63°C	736 mW	—			
W	800 mW	8.0 mW/°C	50°C	640 mW	200 mW			



SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990

		TEST CONDITIONS [†]	TA∓	uA747C			uA747M			
	PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
N/	Innut offect veltere	N/2 0	25°C		1	6		1	5	mV
VIO	Input offset voltage	$V_{O} = 0$	Full range			7.5			6	
∆VIO(adj)	Offset voltage adjust range		25°C		±15			±15		mV
lie.	Input offect ourrent		25°C		20	200		20	200	nA
10	Input offset current		Full range			300			500	ΠA
lun	Input bias current		25°C		80	500		80	500	nA
IВ	input bias current		Full range			800			1500	
Vien	Common-mode		25°C	±12	±13		±12	±13		V
VICR	input voltage range		Full range	±12			±12			
		RL= 10 kΩ	25°C	24	28		24	28		v
Vales	Maximum peak-to-peak	$R_L \ge 10 \ k\Omega$	Full range	24			24			
VO(PP)	output voltage swing	$R_L = 2 k\Omega$	25°C	20	26		20	26		
		$R_L \ge 2 k\Omega$	Full range	20			20			
٨	Large-signal differential	$R_L \ge 2 k\Omega$,	25°C	25	200		50	200		V/mV
AVD	voltage amplification	$V_{O} = \pm 10 V$	Full range	15			25			V/IIIV
r _i	Input resistance		25°C	0.3	2		0.3*	2		MΩ
r _o	Output resistance	See Note 5	25°C		75			75		Ω
Ci	Input capacitance		25°C		1.4			1.4		pF
CMRR	Common-mode		25°C	70	90		70	90		dB
CIVIRR	rejection ratio	$V_{IC} = V_{ICR}$	Full range	70			70			uв
ksvs	Supply-voltage sensitivity	$V_{CC} = \pm 9$ V to ± 15 V	25°C Full range		30	150		30	150	μV/V
	(ΔVIO / ΔVCC)					150			150	μν/ν
IOS	Short-circuit output current		25°C		±25	±40		±25	±40	mA
ICC	Supply current	No load	25°C		1.7	2.8		1.7	2.8	mA
00	(each amplifier)		Full range			3.3			3.3	
PD	Power dissipation	No load, $V_{O} = 0$	25°C		50	85		50	85	mW
	(each amplifier)		Full range			100			100	
V _{o1} /V _{o2}	Channel separation		25°C		120			120	0	dB

electrical characteristics at specified free-air temperature, $V_{CC\pm} = \pm 15 V$

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified.

[‡] Full range for uA747C is 0°C to 70°C and for uA747M is –55°C to 125°C.

*On products compliant to MIL-STD-883, Class B, this parameter is not production tested.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

operating characteristics, V_CC \pm = \pm 15 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Rise time	1/2 = 20 m/2 By $= 2 k/2$ Cy $= 100 nE$ See Figure 1		0.3		μs
	Overshoot factor	$V_I = 20 \text{ mV}$, $R_L = 2 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, See Figure 1		5%		
SR	Slew rate at unity gain	$V_I = 10 \text{ mV}, R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF}, \text{ See Figure 1}$		0.5		V/µs



SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990

PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise Time, Overshoot, and Slew Rate





Figure 2. Input Offset Voltage Null Circuit



SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990


TYPICAL CHARACTERISTICS[†]



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature range of the particular devices.




SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990



TYPICAL CHARACTERISTICS



SLOS009A - D971, FEBRUARY 1971 - REVISED OCTOBER 1990



TYPICAL CHARACTERISTICS



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.


Copyright © 1998, Texas Instruments Incorporated

MECHANICAL DATA

MPDI002A - JANUARY 1995 - REVISED OCTOBER 1995

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

