TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

## T6B70BFG

## Interface IC for Hot Water Dispensers

The T6B70BFG is designed to be used mainly as an interface IC for communication between hot water dispensers and the corresponding controller unit, and comes equipped with a two channel 4-bit D/A converter, pseudo sine wave generator and an external analog signal detection circuit.

## Features

- Built-in two channel 4-bit D/A converter (opposite polarities)
- Built-in pseudo sine wave generator (external clock $1 / 16$ frequency divider)
- Built-in external analog signal detection/non-detection circuit
- Built-in two channel analog switch


## Block Diagram



## Pin Assignment Diagram



## Pin Functions

| Pin No. | Symbol | Input/Output | Function |
| :---: | :---: | :---: | :--- |
| 1 | OSCIN | Input | Pins connected to oscillation |
| 2 | OSCOUT | Output | Pins connected to oscillation |
| 3 | FOUT | Output | Output pin for oscillation waveform shaping circuit |
| 4 | ISCTL | Input | Modulation control signal input pin |
| 5 | IRESET | Input | Reset signal input pin |
| 6 | AMPOUT | Output | Amplifier signal output pin |
| 7 | AMPIN | Input | Amplifier signal input pin |
| 8 | VSS | - | Device ground pin (0 V) |
| 9 | IDOUT | Output | Output pin for amplifier input signal detector |
| 10 | SW2OUT | Output | Output pin on analog SW2 side |
| 11 | SW2IN | Input | Input pin on analog SW2 side |
| 12 | SOUT- | Output | Pseudo sine wave (opposite polarity of SOUT + output) output pin |
| 13 | SOUT+ | Output | Pseudo sine wave output pin |
| 14 | SW1IN | Input | Input pin on analog SW1 side |
| 15 | SW1OUT | Output | Output pin on analog SW1 side |
| 16 | VDD | - | Device power supply pin (+5 V) |
|  |  |  |  |

The equivalent circuit diagrams provided in the above table are given to facilitate understanding in designing the external circuitry but are not intended to accurately represent the internal circuitry.

## Functions

## 1. Pseudo sine wave generator and 4-bit D/A converters (transmission block)

The pseudo sine wave signal with Fosc/16 frequency is output from the pseudo sine wave output pins (SOUT+ and SOUT-).
The output polarity of SOUT+ and SOUT- are the opposite.
The transmission block (pseudo sine wave generator and 4-bit D/A converter are as shown below (SOUT+ pin side):


The data of the pseudo sine wave generator is output in the following sequence: $0 \rightarrow 1 \rightarrow 3 \rightarrow 6 \rightarrow 9 \rightarrow \mathrm{C} \rightarrow \mathrm{E} \rightarrow \mathrm{F} \rightarrow \mathrm{F} \rightarrow \mathrm{E} \rightarrow \mathrm{C} \rightarrow 9 \rightarrow 6 \rightarrow 3 \rightarrow 1 \rightarrow 0$ (hexadecimal)

@Fosc $=4 \mathrm{MHz}$

Therefore, when there is no load, the pseudo sine waveform of the positive and negative output is like a staircase (as illustrated above).
An analog switch is built-in so that the driver output buffer connects to the transmission line only during transmission.
However, an emitter follower circuit is externally connected to the driver output buffer.
The phase difference between the positive and negative output is within $180^{\circ} \pm 5^{\circ}$ (to account for fluctuation in the pseudo sine wave output phase).

## 2. Amplifier input circuit and signal detection/non-detection circuit (reception block)

The modulation signal input block is equipped with high and a low comparator to detect only when the external sine wave signal's amplitude is above the defined threshold. In this way, signals with amplitudes lower than the specified threshold (e.g., noise signals) are prevented from being mistakenly detected as sine waves.
The detection frequency range (frequency window) is determined by the divider ratio $1 / 17$ to $1 / 15$ of $\mathrm{F}_{\text {osc }}$. Detection/non-detection confirmation conditions are such that when the signals within the specified frequency range are detected (or not detected) in succession, the signals are controlled. It takes about 9 to 15 waves (based on $\mathrm{F}_{\text {osc }} 1 / 16$ frequency) to make detection/non-detection confirmation in this manner.


AMP IN input sine waveform


Reception detected
Reception non-detected
Reception non-detected Reception non-detected


## 3. Transmission block function and timing

When the modulation control input (/SCTL) is in High-level, the pseudo sine wave output is held at $0^{\circ}$ phase of the pseudo sine wave. When the modulation control input changes from High-level to Low-level, the pseudo sine wave output (SOUT + ) initially outputs from $-90^{\circ}$ (SOUT- outputs from $+90^{\circ}$ ).
The time required to turn ON in this case is as follows:
td (ON) < 500 ns
When modulation control input changes from Low-level to High-level, the phase is forcibly held at $0^{\circ}$ (the pseudo sine wave output is stopped), regardless of the phase of the pseudo sine wave output. The time required to turn OFF in this case is as follows:
td (OFF) $<1 \mu \mathrm{~s}$
/SCTL


## 4. Reception block function and timing

Once it is okay to receive the amplifier input signal, the time it takes for the /DOUT pin to changes from High to Low (T (DET)) is about 9 to 15 waves (based on $\mathrm{F}_{\text {osc }} 1 / 16$ frequency). This condition is only valid when the cyclic input signal within the range specified by the frequency window is detected (or not detected) in continuation.


Note 1: You are free to use any kind of communication protocol you wish, however be sure to configure a time of carrier wave $\times 15$ waves or more for both when there are and aren't signals.

Timing Chart (SOUT+ = SW1IN, SW1OUT, SOUT- = SW2IN, SW2OUT)


Absolute Maximum Ratings ( $\mathrm{Ta}=\mathbf{2 5} \pm 1.5^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to 6.0 | V |
| Input voltage | VI | -0.3 to <br> $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Input peak current | IIK | -20 to 20 | mA |
| Operating temperature | $\mathrm{T}_{\text {opr }}$ | -20 to 80 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ (Note 1) | 0.54 | W |

## ACAUTION

The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause device breakdown, damage or deterioration, and may result injury by explosion or combustion.

Note 1: Power dissipation decreases approximately 4.35 mW per degree (Centigrade).

Electrical Characteristics
(unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, $\mathrm{F}_{\mathrm{OSC}}=4 \mathrm{MHz}$ and $\mathrm{Ta}=-20$ to $80^{\circ} \mathrm{C}$ )

| Characteristics |  | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ pin (pin 16) |  |  |  |  |  |  |  |  |
| Operating voltage |  | $V_{\text {DD }}$ | - |  | 4.5 | 5.0 | 5.5 | V |
| Current consumption |  | IDD | 1 | When there is no load; FOSC $=4 \mathrm{MHz}$ | - | - | 10 | mA |
| OSCIN pin (pin 1) and OSCOUT pin (pin 2) |  |  |  |  |  |  |  |  |
| Oscillation frequency |  | FOSC | 2 |  | 1 | 4 | 10 | MHz |
| Input voltage | High level | VIHOSC | 3 |  | $\begin{gathered} 0.7 \\ V_{D D} \end{gathered}$ | - | $V_{D D}$ | V |
|  | Low level | VILOSC | 3 |  | $\mathrm{V}_{\text {SS }}$ | - | $\begin{gathered} 0.3 \\ \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ |  |
| Input current | High level | IIHROSC | 4 | $\mathrm{VIN}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 3.2 | 6.58 | 13.2 | $\mu \mathrm{A}$ |
|  | Low level | IILROSC | 4 | $\mathrm{VIN}=0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | -3.2 | -6.58 | -13.2 |  |
| Output voltage | High level | VOHOSC | 3 | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | $V_{D D}-1$ | - | VDD | V |
|  | Low level | VOLOSC | 4 | $\mathrm{IOL}=+0.1 \mathrm{~mA}$ | $\mathrm{V}_{\text {SS }}$ | - | $\begin{aligned} & V_{S S} \\ & +0.6 \end{aligned}$ |  |
| /RESET pin (5 pin) |  |  |  |  |  |  |  |  |
| Low to High input switching level |  | VIHRST | 5 |  | $\begin{aligned} & 0.65 \\ & V_{D D} \end{aligned}$ | - | $V_{D D}$ | V |
| High to Low input switching level |  | VILRST | 5 |  | $\mathrm{V}_{\text {SS }}$ | - | $\begin{aligned} & 0.35 \\ & V_{D D} \end{aligned}$ | V |
| High-level input current |  | IIHRST | 6 | $\mathrm{VIN}=\mathrm{V}_{\mathrm{DD}}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| Pull-up resistance 1 |  | IILRRST1 | 7 | $\mathrm{VIN}=\mathrm{V}_{\text {SS }}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 9 | 15 | 21 | $\mathrm{k} \Omega$ |
| Pull-up resistance 2 |  | IILRRST2 | 7 | $\mathrm{VIN}=\mathrm{V}_{\text {SS }}, \mathrm{Ta}=-20$ to $80^{\circ} \mathrm{C}$ | 6.3 | - | 27.3 | $\mathrm{k} \Omega$ |
| /SCTL pin (pin 4) |  |  |  |  |  |  |  |  |
| Low to High input switching level |  | VIHSCTL | 8 |  | $\begin{aligned} & 0.65 \\ & V_{D D} \end{aligned}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| High to Low input switching level |  | VILSCTL | 8 |  | $\mathrm{V}_{\text {SS }}$ | - | $\begin{aligned} & 0.35 \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | V |
| Input current | High level | IIHSCTL | 9 | $\mathrm{VIN}=\mathrm{V}_{\text {DD }}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
|  | Low level | IILSCTL | 9 | $\mathrm{VIN}=\mathrm{V}_{\mathrm{DD}}$ | -1 | - | 1 |  |
| FOUT pin (pin 3) |  |  |  |  |  |  |  |  |
| Output voltage | High level | VOHFOUT | 10 | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | $V_{D D}-1$ | - | VDD | V |
|  | Low level | VOLFOUT | 11 | $\mathrm{IOL}=+1.0 \mathrm{~mA}$ | $\mathrm{V}_{\text {SS }}$ | - | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} \\ & +0.6 \end{aligned}$ |  |
| /DOUT pin (pin 9) |  |  |  |  |  |  |  |  |
| Output voltage | High level | VOHDOUT | 12 | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | $\begin{array}{r} V_{D D} \\ -1.0 \end{array}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  | Low level | VOLDOUT | 13 | $\mathrm{IOL}=+1.0 \mathrm{~mA}$ | VSS | - | $\begin{aligned} & \mathrm{V} \mathrm{SS}^{2} \\ & +0.6 \end{aligned}$ |  |
| Non-reception to reception detection time |  | TDET1 | 19 | $\begin{aligned} & \text { Fosc }=4 \mathrm{MHz}, \\ & \text { AMPIN }=250 \mathrm{kHz} \end{aligned}$ <br> Time it takes for /DOUT to change from High to Low | 40 | - | 60 | $\mu \mathrm{S}$ |
| Reception to non-reception detection time |  | TDET2 | 19 | $\begin{aligned} & \text { FOSC }=4 \mathrm{MHz}, \\ & \text { AMPIN }=250 \mathrm{kHz} \end{aligned}$ <br> Time it takes for /DOUT to change from Low to High | 36 | - | 56 | $\mu \mathrm{s}$ |

Note: The direction of current flow should be + (sink) when flowing into the IC and - (drain) when flowing out of the IC.

| Characteristics | Symbol | Test Circuit | Test Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AMPIN pin (pin 7) |  |  |  |  |  |  |  |
| Input dynamic range | VAMPIN | 14 |  | $\mathrm{V}_{\text {SS }}$ | - | VDD | V |
| Pull-up resistance 1 | IILRAPU1 | 15 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 11.6 | 19.4 | 27.2 | $\mathrm{k} \Omega$ |
| Pull-up resistance 2 | IILRAPU2 | 15 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}, \mathrm{Ta}=-20$ to $80^{\circ} \mathrm{C}$ | 7 | - | 38 | $\mathrm{k} \Omega$ |
| Pull-down resistance 1 | IIHRAPD1 | 16 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 5.9 | 9.8 | 13.7 | $\mathrm{k} \Omega$ |
| Pull-down resistance 2 | IIHRAPD2 | 16 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}, \mathrm{Ta}=-20$ to $80^{\circ} \mathrm{C}$ | 3 | - | 19.2 | $\mathrm{k} \Omega$ |
| Amplifier input bias voltage | VBIAS | 17 | No load (design target) | 1.54 | 1.63 | 1.71 | V |
| Amplifier input sensitivity | VPP | 18 | No load, receivable amplitude range is 250 kHz , when sine wave signal is applied. (design target) | 0.3 | - | 0.45 | V |
| Detection frequency range | DETON | 19 | FOSC $=4 \mathrm{MHz}$ | 236 | - | 266 | kHz |
| Non-detection frequency (low frequency) | DETOFF1 | 19 | FOSC $=4 \mathrm{MHz}$ | - | - | 236 | kHz |
| Non-detection frequency (high frequency) | DETOFF2 | 19 | Fosc $=4 \mathrm{MHz}$ | 266 | - | - | kHz |
| SW1IN pin (pin 14) and SW1OUT pin (pin 15) |  |  |  |  |  |  |  |
| Analog switch input voltage | VINASW1 | - |  | VSS | - | $V_{\text {DD }}$ | V |
| Analog switch output voltage | VOUTASW1 | - |  | $\mathrm{V}_{\text {SS }}$ | - | V ${ }_{\text {DD }}$ | V |
| OFF-leak current of analog switch 1 | IOFFASW1 | 20 | $\begin{aligned} & \text { ISCTL }=H, S W 1 I N=V_{D D}, \\ & \text { SW1OUT }=V_{S S} \end{aligned}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| ON-resistance of analog switch 1 | RONASW1 | 21 | $\begin{aligned} & \text { /SCTL = L, SW1IN = } 5 \mathrm{~V} \text {, } \\ & \text { SW1OUT = } 0 \mathrm{~V} \\ & \text { Current measure } \end{aligned}$ | 35 | - | 105 | $\Omega$ |
| SW2IN pin (pin 11) and SW2OUT pin (pin 10) |  |  |  |  |  |  |  |
| Analog switch input voltage | VINASW2 | - |  | VSS | - | $V_{\text {DD }}$ | V |
| Analog switch output voltage | VOUTASW2 | - |  | VSS | - | VDD | V |
| OFF-leak current of analog switch 2 | IOFFASW2 | 20 | $\begin{aligned} & \text { ISCTL }=H, S W 2 I N=V_{D D}, \\ & \text { SW2OUT }=V_{S S} \end{aligned}$ | -1 | - | 1 | $\mu \mathrm{A}$ |
| ON-resistance of analog switch 2 | RONASW2 | 21 | $\begin{aligned} & \text { ISCTL }=\mathrm{L}, \mathrm{SW} 2 \mathrm{IN}=5 \mathrm{~V}, \\ & \mathrm{SW} 2 \mathrm{OUT}=0 \mathrm{~V} \\ & \text { Current measure } \end{aligned}$ | 35 | - | 105 | $\Omega$ |
| SOUT+ pin (13 pin), SOUT- pin (12 pin) |  |  |  |  |  |  |  |
| Output voltage | VOPP | 22 | Maximum voltage value when there is no load | $\begin{aligned} & 0.85 \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | - | $V_{D D}$ | V |
| Pseudo sine wave output frequency | FSIN | 23 | FOSC $=4 \mathrm{MHz}$ | - | 250 | - | kHz |
| Pseudo sine wave output start time | tdON | 23 | $/$ SCTL $=\mathrm{H} \rightarrow \mathrm{L}$ | - | - | 500 | ns |
| Pseudo sine wave output stop time | tdOFF | 23 | $/$ SCTL $=\mathrm{L} \rightarrow \mathrm{H}$ | - | - | 1 | $\mu \mathrm{S}$ |
| Equivalent output impedance | ROUTSIN | 24 | No load | 2.8 | 4 | 5.2 | $\mathrm{k} \Omega$ |

Note: The direction of current flow should be + (sink) when flowing into the IC and - (drain) when flowing out of the IC.

## Test Circuit

(1) Current consumption

(3) High-level input voltage Low-level input voltage High-level output voltage

(5) Low to High input switching level High to Low input switching level

(2) Oscillation frequency

(4) High-level input current Low-level input current Low-level output voltage

(6) High-level input current

(7) Pull-up resistance 1 Pull-up resistance 2

(9) High-level input current Low-level input current

(11) Low-level output voltage

(8) Low to High input switching level High to Low input switching level

(10) High-level output voltage

(12) High-level output voltage

(13) Low-level output voltage

(15) Pull-up resistance 1 Pull-up resistance 2


## (17) Amplifier input bias voltage


(14) Input dynamic range

(16) Pull-down resistance 1 Pull-down resistance 2

(18) Amplifier input sensitivity

(19) Detection frequency range

Non-detection frequency (low frequency)
Non-detection frequency (high frequency)
Non-reception to reception detection time
Reception to non-reception detection time
(20) OFF-leak current of analog switch 1 OFF-leak current of analog switch 2

(21) ON-resistance of analog switch 1 ON-resistance of analog switch 2

(23) Pseudo sine wave output frequency Pseudo sine wave output start time Pseudo sine wave output stop time
(22) Output voltage

(24) Equivalent output impedance


IC Marking Specification


## Toshiba CMOS SOP Embossed Taping - Common Specifications

## 1. Applicable Scope

This specification defines the embossed taping package specifications and related items for Toshiba flat package CMOS ICs. As a rule, these taping specifications comply with JEITA (RC-1009B) and EIA (EIA481).
2. Specifications

### 2.1 Tape Form and Dimensions

| Package | JEITA Tape Standard |
| :---: | :---: |
| $300 \mathrm{~mm} \mathrm{14} ,\mathrm{16} \mathrm{pin} \mathrm{(JEITA} \mathrm{Type} \mathrm{II)}$ | TE1612 |
| $300 \mathrm{~mm} \mathrm{20} \mathrm{pin} \mathrm{(JEITA} \mathrm{Type} \mathrm{II)}$ | TE2412 |




Section view Y-Y


|  | A | B | W | F | E | P1 | P2 | P0 | ¢D0 | t | T1 | $\phi$ D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 14, 16 pin type | $\begin{gathered} 8.5 \\ \pm 0.2 \end{gathered}$ | $\begin{array}{r} 10.8 \\ \pm 0.2 \end{array}$ | $\begin{array}{r} 16.0 \\ \pm 0.3 \end{array}$ | $\begin{gathered} 7.5 \\ \pm 0.1 \end{gathered}$ | $\begin{array}{r} 1.75 \\ \pm 0.1 \end{array}$ | $\begin{gathered} 12.0 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 2.0 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 4.0 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 1.5 \\ +0.1 \\ -0 \end{gathered}$ | $\begin{gathered} 0.3 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 2.1 \\ \pm 0.2 \end{gathered}$ | $\begin{array}{r} 1.65 \\ \pm 0.1 \end{array}$ |
| $\begin{gathered} 20 \\ \text { pin type } \end{gathered}$ | $\begin{gathered} 8.3 \\ \pm 0.2 \end{gathered}$ | $\begin{array}{r} 13.2 \\ \pm 0.2 \end{array}$ | $\begin{gathered} 24.0 \\ \pm 0.3 \end{gathered}$ | $\begin{array}{r} 11.5 \\ \pm 0.1 \end{array}$ | $\begin{array}{r} 1.75 \\ \pm 0.1 \end{array}$ | $\begin{gathered} 12.0 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 2.0 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 4.0 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 1.5 \\ +0.1 \\ -0 \end{gathered}$ | $\begin{gathered} 0.3 \\ \pm 0.1 \end{gathered}$ | $\begin{gathered} 2.2 \\ \pm 0.2 \end{gathered}$ | $\begin{gathered} 2.0 \\ \pm 0.2 \end{gathered}$ |

Note 1: The tape surface resistance shall be $10^{6} \Omega / \mathrm{cm}$ or less.
Note 2: The accumulated error tolerance for the feed hole pitch ( P 0 ) shall be $\leq \pm 0.2 \mathrm{~mm}$ per 10 pitches.

### 2.2 Seal Tape Dimensions

| Unit: mm |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Tape Width | Tape Thickness |  |
| 14,16 pin type | 13.5 | 0.06 |  |
| 20 pin type | 21.5 | 0.06 |  |

2.3 Reel Form and Dimensions

(a) Bar code label (See page 18)

### 2.4 Insertion Direction



### 2.5 Tape Minimum Bending Radius

The strength of the seal tape shall not change even when an IC is inserted into the tape and the tape is bent 40 mm . In addition, the tape and inserted IC shall not change under the corresponding conditions.

### 2.6 Seal Tape Peeling Strength



The seal tape shall maintain a peeling strength of 0.1 N ( 10 gf ) when tape bonding surface is at 165 to $180^{\circ}$ and being pulled at a speed of 300 mm per minute. However, the seal tape shall not fracture or break when it is being peeled.

### 2.7 Leader and Trailer Sections of the Tape

Empty cavities shall be created in leader and trailer sections of the tape in which ICs shall not be inserted as specified below:

|  | Seal Tape | Carrier Tape |
| :---: | :---: | :---: |
| Leader section | Minimum of 500 mm | Minimum of 400 mm |
| Trailer section | Minimum of 400 mm | Minimum of 400 mm |



### 2.8 IC Insertion Failure Ratio

| Item | Tolerated Ratio | Comments |
| :--- | :---: | :--- |
| Consecutive insertion failure | None | Does not apply to the empty <br> cavities in the leading and <br> trailing sections of the tape. |
| Non-consecutive insertion failure | $0.1 \%$ or less (per reel) |  |

## 3. Standard Packaging Unit

The standard packaging unit for one reel of tape shall be 2000 units.

## 4. Labeling

The reel shall be labeled with the following:

1) Product Name
2) Quantity
3) Lot No.

## 5. Boxing

Each completed reel of tape shall be boxed in a cardboard box (one per box). The box shall also be labeled with the same labeling information as the reel (see above).
Dimensions

|  | A | B | C |
| :---: | :---: | :---: | :---: |
| 14,16 pin type | 340 | 25 | 27 |
| 20 pin type | 340 | 33 | 35 |

Bar code label



## 6. Issuing Purchase Orders

When issuing IC purchase orders using the taping packaging information, be sure to include the product name, taping type, insertion direction and quantity as follows:

## Example:



## 7. Delivery and Storage Precautions

Tape reels should be delivered with enough care so as to prevent extreme vibration from impacting the product. Tape reels should be kept out of direct sunlight and be kept below $45^{\circ} \mathrm{C}$ during delivery and storage so as to prevent wearing down the peeling strength of seal tape and/or causing other deformities to the tape.

## Package Dimensions



Weight: 0.16 g (typ.)

About solderability, following conditions were confirmed

Solderability
(1) Use of Sn -37Pb solder Bath

- solder bath temperature $=230^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux
(2) Use of $\mathrm{Sn}-3.0 \mathrm{Ag}-0.5 \mathrm{Cu}$ solder Bath
- solder bath temperature $=245^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux
- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are designed and manufactured for usage in hot water dispensers. Do not use any of these products for any purposes other than hot water dispensers, unless otherwise agreed in writing by TOSHIBA.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- The products described in this document are subject to foreign exchange and foreign trade control laws.

