



N-Channel Enhancement-Mode Vertical DMOS FET

Features

- Low threshold
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- Telecom switches

Ordering Information

General Description

This low threshold, enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven, silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

	Package	Options	BV _{DSS} /BV _{DGS}	$R_{DS(ON)}$	I _{D(ON)}	$V_{_{GS(th)}}$
Device	TO-236AB (SOT-23)	TO-243AA (SOT-89)	(V)	(max) (Ω)	(min) (mA)	(max) (V)
TN5335	TN5335K1-G	TN5335N8-G	350	15	750	2.0

-G indicates package is RoHS compliant ('Green')



Absolute Maximum Ratings


Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

* Distance of 1.6mm from case for 10 seconds.


Pin Configurations





TO-243AA (SOT-89) (N8)

Product Marking



W = Code for week sealed = "Green" Packaging TO-243AA (SOT-89) (N8)

Thermal Characteristics

Package	I _D (continuous) [≁] (mA)	I _D (pulsed) (A)	Power Dissipation @T _A = 25°C (W)	θ _{jc} (°C/W)	θ _{ja} (°C/W)	l _{DR} † (mA)	I _{DRM} (A)
TO-236AB (SOT-23)	110	0.8	0.36	200	350	110	0.8
TO-243AA (SOT-89)	230	1.3	1.6 [‡]	15	78 [≠]	230	1.3

Notes:

I_D (continuous) is limited by max rated *T_j*. *Mounted on FR5 Board*, 25mm x 25mm x 1.57mm.

Electrical Characteristics (T. = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	350	-	-	V	V _{GS} = 0V, I _D = 100µA
V _{GS(th)}	Gate threshold voltage	0.6	-	2.0	V	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with temperature	-	-	-4.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$
I _{GSS}	Gate body leakage	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
		-	-	1.0		V _{GS} = 0V, V _{DS} = 100V
		-	-	10	μA	V_{GS} = 0V, V_{DS} = Max Rating
I _{DSS}	Zero gate voltage drain current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$, $T_A = 125^{\circ}C$
		-	-	5.0	nA	$V_{_{\rm GS}}$ = 0V, $V_{_{\rm DS}}$ = 330V
	On-state drain current	300	-	-	mA	V _{GS} = 4.5V, V _{DS} = 25V
I _{D(ON)}		750	-	-		V _{GS} = 10V, V _{DS} = 25V
			-	15		V _{GS} = 3.0V, I _D = 20mA
R _{DS(ON)}	Static drain-to-source on-state resistance	-	-	15	Ω	V _{GS} = 4.5V, I _D = 150mA
		-	-	15		V _{GS} = 10V, I _D = 200mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	1.0	%/°C	V _{GS} = 4.5V, I _D = 150mA
G _{FS}	Forward transductance	125	-	-	mmho	V _{DS} = 25V, I _D = 200mA
C _{ISS}	Input capacitance	-	-	110		$V_{\rm ex} = 0V_{\rm e}$
C _{oss}	Input capacitance Common source output capacitance		-	60	pF	$V_{GS} = 0V,$ $V_{DS} = 25V,$
C _{RSS}	Reverse transfer capacitance	-	-	22		f = 1.0MHz
t _{d(ON)}	Turn-on delay time	-	-	20		
t _r	Turn-on delay time Rise time		-	15		$V_{DD} = 25V,$
t _{d(OFF)}	Turn-off delay time	-	-	25	ns	$V_{DD} = 25V,$ $I_{D} = 150mA,$ $R_{GEN} = 25\Omega$
t _r	Fall time	-	-	25		SEN.
V _{SD}	Diode forward voltage drop	-	-	1.8	V	V _{GS} = 0V, I _{SD} = 200mA
t _{rr}	Reverse recovery time	-	800	-	ns	V _{GS} = 0V, I _{SD} = 200mA


Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





3-Lead TO-236AB (SOT-23) Package Outline (K1) 2.90x1.30mm body, 1.12mm height (max), 1.90mm pitch



Symb	ol	Α	A1	A2	b	D	E	E1	е	e1	L	L1	θ			
Dimension (mm)	MIN	0.89	0.01	0.88	0.30	2.80	2.10	1.20						0.20†		0 0
	NOM	-	-	0.95	-	2.90	-	1.30	0.95 BSC		0.50	0.54 REF	-			
	MAX	1.12	0.10	1.02	0.50	3.04	2.64	1.40	DOC		5 630	B3C	0.60		8 0	


JEDEC Registration TO-236, Variation AB, Issue H, Jan. 1999.

† This dimension is a non-JEDEC dimension.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO236ABK1, Version B072208.

3-Lead TO-243AA (SOT-89) Package Outline (N8)



Symbo	ol	Α	b	b1	С	D	D1	Е	E1	е	e1	н	L
Dimensions (mm)	MIN	1.40	0.44	0.36	0.35	4.40	1.62	2.29	2.13		3.00 BSC	3.94	0.89
	NOM	-	-	-	-	-	-	-	-	1.50 BSC		-	-
	MAX	1.60	0.56	0.48	0.44	4.60	1.83	2.60	2.29		200	4.25	1.20

JEDEC Registration TO-243, Variation AA, Issue C, July 1986. Drawings not to scale.

Supertex Doc. #: DSPD-3TO243AAN8, Version D070908.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.