

# P-Channel Enhancement Mode **Vertical DMOS FETs**

#### **Features**

- High input impedance and high gain
- Low power drive requirement
- Ease of paralleling
- Low C<sub>iss</sub> and fast switching speeds
- **Excellent thermal stability**
- Integral source-drain diode
- Free from secondary breakdown

#### **Applications**

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Analog switches
- Power management
- Telecom switches

#### **General Description**

This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures. this device is free from thermal runaway and thermallyinduced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

#### **Ordering Information**

	Package O	ptions	BV <sub>DSS</sub> /BV <sub>DGS</sub>	R <sub>DS(ON)</sub>	$V_{GS(th)}$	
Device	TO-236AB (SOT-23)	TO-92	(V)	(max) (Ω)	(max) (V)	
TP2104	TP2104K1-G	TP2104N3-G	-40	6.0	-2.0	

-G indicates package is RoHS compliant ('Green')





### **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	BV <sub>DGS</sub>
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### **Pin Configuration**



#### **Product Marking**



YY = Year Sealed WW = Week Sealed = "Green" Packaging

Package may or may not include the following marks: Si or 4

TO-92 (N3)

W = Code for week sealed P1LW \_ = "Green" Packaging

Package may or may not include the following marks: Si or



Distance of 1.6mm from case for 10 seconds

#### **Thermal Characteristics**

Package	I <sub>D</sub> (continuous) <sup>†</sup> (mA)	I <sub>D</sub> (pulsed) (A)	Power Dissipation @ T <sub>A</sub> = 25°C (W)	θ <sub>jc</sub> ∘C/W	θ <sub>ja</sub> ∘C/W	<sub>DR</sub> † (mA)	I <sub>DRM</sub> (A)
TO-236AB (SOT-23)	-160	-0.8	0.36	200	350	-160	-0.8
TO-92	-250	-1.0	0.74	125	170	-250	-1.0

 $<sup>\</sup>dagger$   $I_{D}$  (continuous) is limited by max rated  $T_{i}$ .


#### **Electrical Characteristics** (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-40	-	-	V	$V_{GS} = 0V$ , $I_D = -1.0$ mA
$V_{\rm GS(th)}$	Gate threshold voltage	-1.0	-	-2.0	V	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	5.8	6.5	mV/°C	$V_{GS} = V_{DS}$ , $I_D = -1.0$ mA
I <sub>GSS</sub>	Gate body leakage	-	-1.0	-100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
			-	-10	μA	V <sub>GS</sub> = 0V, V <sub>DS</sub> = Max Rating
l <sub>DSS</sub>	Zero gate voltage drain current	-	_	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125$ °C
I <sub>D(ON)</sub>	On-state drain current	-0.6	-	-	Α	$V_{GS} = -10V, V_{DS} = -25V$
D	Static drain-to-source on-state		-	10	Ω	$V_{GS} = -4.5V, I_{D} = -50mA$
R <sub>DS(ON)</sub>	resistance	_	-	6.0	\$2	$V_{GS} = -10V, I_{D} = -500mA$
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	0.55	1.0	%/°C	$V_{GS} = -10V, I_{D} = -500mA$
G <sub>FS</sub>	Forward transconductance	150	200	-	mmho	$V_{DS} = -25V, I_{D} = -500mA$
C <sub>ISS</sub>	Input capacitance	-	35	60		$V_{GS} = 0V$ ,
C <sub>oss</sub>	Common source output capacitance	-	22	30	pF	$V_{DS}^{00} = -25V,$
C <sub>RSS</sub>	Reverse transfer capacitance	-	8.0	10		f = 1.0 MHz
t <sub>d(ON)</sub>	Turn-on delay time	-	4.0	6.0		
t <sub>r</sub>	Rise time	-	4.0	8.0		$V_{DD} = -25V,$
t <sub>d(OFF)</sub>	Turn-off delay time		5.0	9.0	ns	$I_D = -500 \text{mA},$ $R_{GEN} = 25 \Omega$
t <sub>f</sub>	Fall time	-	5.0	8.0		GEN
V <sub>SD</sub>	Diode forward voltage drop	-	-1.2	-2.0	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA
t <sub>rr</sub>	Reverse recovery time	-	400	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA


#### Notes


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

### **Switching Waveforms and Test Circuit**





## **Typical Performance Curves**







**Saturation Characteristics** 














#### **Typical Performance Curves** (cont.)















# 3-Lead TO-236AB (SOT-23) Package Outline (K1)

## 2.90x1.30mm body, 1.12mm height (max), 1.90mm pitch



Symb	ol	Α	A1	A2	b	D	E	E1	е	e1	L	L1	θ				
Dimension (mm)	MIN	0.89	0.01	0.88	0.30	2.80	2.10	1.20	0.05	1 00	1 (15)		4.00	4.00	0.20 <sup>†</sup>	0.54	<b>0</b> °
	NOM	-	_	0.95	_	2.90	-	1.30	0.95 BSC			0.54 REF	-				
	MAX	1.12	0.10	1.02	0.50	3.04	2.64	1.40	DOO	500	0.60	111	<b>8</b> 0				


JEDEC Registration TO-236, Variation AB, Issue H, Jan. 1999.


† This dimension is a non-JEDEC dimension.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO236ABK1, Version B072208.


# 3-Lead TO-92 Package Outline (N3)





**Front View** 

Side View



Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 <sup>†</sup>	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 <sup>†</sup>	.022 <sup>†</sup>	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version D080408.

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

<sup>†</sup> This dimension is a non-JEDEC dimension.