

High-Voltage Switchmode Controller

FEATURES

- 9- to 80-V Input Range
- Current-Mode Control
- High-Speed, Source-Sink Output Drive
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)

• SHUTDOWN and RESET

DESCRIPTION


The Si9112 is a BiC/DMOS integrated circuit designed for use in high-efficiency switchmode power converters. A high-voltage DMOS input allows this controller to work over a wide range of input voltages (9- to 80-VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce internal power consumption to less than 10 mW.

A CMOS output driver provides high-speed switching of MOSPOWER devices large enough to supply 50 W of output

power. When combined with an output MOSFET and transformer, the Si9112 can be used to implement single-ended power converter topologies (i.e., flyback, forward, and cuk).

The Si9112 is available in both standard and lead (Pb)-free 14-pin plastic DIP and SOIC packages which are specified to operate over the industrial temperature range of -40°C to 85°C.

FUNCTIONAL BLOCK DIAGRAM



Applications information, see AN703.



ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to $-V_{IN}$ ($V_{CC} < +V_{IN} + 0.3 \text{ V}$)
V _{CC}
+V _{IN}
Logic Inputs (RESET, $\overline{\text{SHUTDOWN}}$, OSC IN)0.3 V to V _{CC} + 0.3 V
Linear Inputs (FEEDBACK, SENSE)0.3 V to V_{CC} + 0.3 V
HV Pre-Regulator Input Current (continuous)
Storage Temperature
Operating Temperature

Junction Temperature (T _J)	С
Power Dissipation (Package)a	
14-Pin Plastic DIP (J Suffix) ^b	W
14-Pin SOIC (Y Suffix) ^c	
Thermal Impedance (Θ_{JA})	
14-Pin Plastic DIP	W
14-Pin SOIC140° C/	W

Notes

- Device mounted with all leads soldered or welded to PC board.

 Derate 6 mW/°C above 25°C.

 Derate 7.2 mW/°C above 25°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

voltages Referenced to $-v_{IN}$	
V _{CC}	R_OSC
+V _{IN} 9 V to 80 V	Linear Inputs
f _{OSC}	Digital Inputs 0 to V _{CC}

SPECIFICATIONS ^a							
		Test Conditions Unless Otherwise Specified		Limits D Suffix -40 to 85°C			
Parameter	Symbol	DISCHARGE = $-V_{IN}$ = 0 V V_{CC} = 9 V, $+V_{IN}$ = 12 V R_{BIAS} = 270 k Ω , R_{OSC} = 330 k Ω	Tempb	Mind	Турс	Maxe	Unit
Reference			1 2 2 2 2		-71-		
Output Voltage	V _R	OSC IN = $-V_{IN}$ (OSC Disabled) R _L = 10 M Ω	Room Full ^e	3.88 3.82	4.0	4.12 4.14	٧
Output Impedancee	Z _{OUT}		Room	15	30	45	kΩ
Short Circuit Current	I _{SREF}	V _{REF} = -V _{IN}	Room	70	100	130	μΑ
Temperature Stability ^e	T _{REF}		Full		0.5	1.0	mV/°C
Oscillator	· ·				•	1	
Maximum Frequencye	f _{MAX}	R _{OSC} = 0	Room	1	3		MHz
	_	R _{OSC} = 330 k, See Note f	Room	80	100	120	
Initial Accuracy	fosc	R _{OSC} = 150 k, See Note f	Room	160	200	240	kHz
Voltage Stability	Δf/f	$\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V}) / f(9.5 \text{ V})$	Room		9	15	%
Temperature Coefficiente	T _{OSC}		Full		200	500	ppm/°C
Error Amplifier	•		•		•		
Feedback Input Voltage	V _{FB}	FB Tied to COMP OSC IN = - V _{IN} (OSC Disabled)	Room	3.92	4.00	4.08	V
Input Offset Voltage	Vos	OSC IN = - V _{IN} (OSC Disabled)	Room		±15	±40	mV
Input BIAS Current	I _{FB}	OSC IN = $-V_{IN}$, $V_{FB} = 4 V$	Room		25	500	nA
Open Loop Voltage Gaine	A _{VOL}	OSC IN = - V _{IN}	Room	60	80		dB
Unity Gain Bandwidthe	BW	OSC IN = - V _{IN} (OSC Disabled)	Room	1	1.5		MHz
Dynamic Output Impedancee	Z _{OUT}	Error Amp Configured for 60 dB gain	Room		1000	2000	Ω
		Source V _{FB} = 3.4 V	Room		-2.0	-1.4	4
Output Current	l _{оит}	Sink V _{FB} = 4.5 V	Room	0.12	0.15		mA
Power Supply Rejection ^e	PSRR	9 V ≤ V _{CC} ≤ 13.5 V	Room	50	70		dB




SPECIFICATIONS ^a								
		Test Conditions Unless Otherwise Specified DISCHARGE = -V _{IN} = 0 V		Limits D Suffix -40 to 85°C				
Parameter	Symbol	$V_{CC} = 9 \text{ V}, +V_{IN} = 12 \text{ V}$ $R_{BIAS} = 270 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega$	Tempb	Min ^d	Турс	Maxe	Unit	
Current Limit								
Threshold Voltage	V _{SOURCE}	V _{FB} = 0 V	Room	1.1	1.3	1.5	V	
Delay to Outpute	t _d	V _{SENSE} = 1.5 V, See Figure 1	Room		100	150	ns	
Pre-Regulator/Start-Up								
Input Voltage	+V _{IN}	I _{IN} = 10 μA	Room	80			V	
Input Leakage Current	+I _{IN}	V _{CC} ≥ 9.4 V	Room			10	μΑ	
Pre-Regulator Start-Up Current	I _{START}	+V _{IN} = 48 V	Room	12	20		mA	
Pre-Regulator Dropout Voltage	V _{CC}	$+V_{IN} = 10 \text{ V}, R_{LOAD} = 4 \text{ k at Pin 6}$	Room	V _{UVLO} +0.1				
V _{CC} Pre-Regulator Turn-Off Threshold Voltage	V _{REG}	I _{PRE-REGULATOR} = 10 μA	Room	8.0	8.7	9.4	٧	
Undervoltage Lockout	V _{UVLO}	See Detailed Description	Room	7.2	8.1	8.9		
V _{REG} -V _{UVLO}	V _{DELTA}		Room	0.3	0.6			
Supply	•				•	1		
Supply Current	Icc	$C_L \le 75 \text{ pF (Pin 4)}$	Room		0.6	1.0	mA	
Bias Current	I _{BIAS}		Room		15		μΑ	
Logic	ı		•					
SHUTDOWN Delaye	t _{SD}	$C_L = 500 \text{ pF}$ $V_{SENSE} = -V_{IN}$, See Figure 2	Room		50	100		
SHUTDOWN Pulse Widthe	t _{SW}		Room	50				
RESET Pulse Widthe	t _{RW}	See Figure 3	Room	50			ns	
Latching Pulse Width SHUTDOWN and RESET Low ^e	t _{LW}	ooo riigalo o	Room	25				
Input Low Voltage	V _{IL}		Room			2.0	V	
Input High Voltage	V _{IH}		Room	7.0				
Input Current Input Voltage High	lін	V _{LOGIC} = V _{CC}	Room		1	5	μΑ	
Input Current Input Voltage Low	I _{IL}	V _{IN} = 0 V	Room	-35	25			
Output								
Output High Voltage	V _{OH}	I _{OUT} = -10 mA	Room Full	8.7 8.5			V	
Output Low Voltage	V _{OL}	I _{OUT} = 10 mA	Room Full			0.3 0.5	v 	
Output Resistance ^e	R _{OUT}	I _{OUT} = 10 mA, Source or Sink	Room Full		20 25	30 50	Ω	
Rise Time ^e	t _r	C _L = 500 pF	Room		40	75	ns	
Fall Time ^e	t _f	ο _L – σου μι	Room		40	75	110	

- Notes
 a. Refer to PROCESS OPTION FLOWCHART for additional information.
 b. Room = 25°C, Full = as determined by the operating temperature suffix.
 c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
 d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
 e. Guaranteed by design, not subject to production test.
 f. C_{STRAY} Pin 8 = ≤ 5 pF.



TIMING WAVEFORMS






FIGURE 1.

FIGURE 2.






FIGURE 3.

TYPICAL CHARACTERISTICS






www.vishay.com



PIN CONFIGURATIONS AND ORDERING INFORMATION



ORDERING INFORMATION				
Part Number	Temperature Range	Package		
Si9112DY				
Si9112DY-T1		SOIC-14		
Si9112DY-T1—E3	−40 to 85°C			
Si9112DJ		PDIP-14		
Si9112DJ—E3		1 011 -14		

DETAILED DESCRIPTION

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9112 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ (pin 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} (pin 6). This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The charging current is disabled when V_{CC} exceeds 8.7 V. If V_{CC} is not forced to exceed the 8.7-V threshold, then V_{CC} will be regulated to a nominal value of 8.7 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output driver disabled until $V_{\rm CC}$ exceeds the UV lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will be at least 300 mV less than the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to $V_{\rm CC}$ such that the pre-regulator circuit is disabled.

BIAS

To properly set the bias for the Si9112, a 270-k Ω resistor should be tied from BIAS (pin 1) to $-V_{IN}$ (pin 5). This

determines the magnitude of bias current in all of the analog sections and the pull-up current for the $\overline{SHUTDOWN}$ and RESET pins. The current flowing in the bias resistor is nominally 15 μA .

Reference Section

The reference section of the Si9112 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9112 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm\,2\%$ of 4 V. This automatically compensates for input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier. The emitter follower output has a typical dynamic output impedance of 1000 $\Omega_{\rm ,}$ and is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides low input leakage current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.



DETAILED DESCRIPTION (CONT'D)

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Typical Characteristics for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{\text{IN}}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a SYNC pulse into the OSC IN (pin 8) terminal. For a 5-V pulse amplitude and 0.5- μ s pulse width, typical values would be 100 pF in series with 3 k Ω to pin 8.

SHUTDOWN and RESET

SHUTDOWN (pin 11) and RESET (pin 12) are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Table 1: Truth Table for the SHUTDOWN and RESET Pins

SHUTDOWN	RESET	Output		
Н	Н	Normal Operation		
Н	7.	Normal Operation (No Change)		
L	Н	Off (Not Latched)		
L	L	Off (Latched)		
5	L	Off (Latched, No Change)		

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Output Driver

The push-pull driver output has a typical on-resistance of 20 $\Omega.$ Maximum switching times are specified at 75 ns for a 500 pF load. This is sufficient to directly drive 60-V, 25-A MOSFETs. Larger devices can be driven, but switching times will be longer, resulting in higher switching losses.

For applications information refer to AN703.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70005.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com