

1-W High-Voltage Switchmode Regulator

DESCRIPTION


The Si9105 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc/dc converter in ISDN terminals up to 3 watts. A 0.5 mA max supply current makes possible the design of a dc/dc converter with 60 % efficiency at 25 mW, therefore meeting the recommended performance under the CCITT I.430 specifications.

This device may be used with an appropriate transformer to implement isolated flyback power converter topologies to provide single or multiple regulated dc outputs (i.e., \pm 5 V).

The Si9105 is available in both standard and lead (Pb)-free 16-pin wide-body SOIC, 14-pin plastic DIP and 20-pin PLCC packages which are specified to operate over the industrial temperature range of - 40 °C to 85 °C.

FEATURES

- CCITT Compatible
- Current-Mode Control
- Low Power Consumption (less than 5 mW)
- 10 to 120 V Input Range
- 200 V, 250 mA MOSFET
- Internal Start-Up Circuit
- Current-Mode Control
- SHUTDOWN and RESET



FUNCTIONAL BLOCK DIAGRAM

Vishay Siliconix



ABSOLUTE MAXIMUM R	ATINGS				
Parameter	Limit	Unit			
Voltages Referenced to - VIN (VCC	< + V _{IN} + 0.3 V)				
V _{CC}		15			
+V _{IN}		120	V		
V _{DS}		200			
I _D (Peak) (300 μs pulse, 2 % duty cy	cle)	2	A		
I _D (rms)		250	mA		
Logic Inputs (RESET, SHUTDOWN,	OSC IN)	- 0.3 V to V _{CC} + 0.3 V	V		
Linear Inputs (FEEDBACK, SOURC	- 0.3 V to 7 V	v			
HV Pre-Regulator Input Current (cor	5	mA			
Storage Temperature		- 65 to 125			
Operating Temperature	- 40 to 85	°C			
Junction Temperature (T _J)		150			
	14-Pin Plastic DIP (J Suffix) ^b	750			
Power Dissipation (Package) ^a	16-Pin Plastic Wide-Body SOIC (W Suffix) ^c	900	mW		
	20-Pin PLCC (N Suffix) ^d	1400			
	14-Pin Plastic DIP	167			
Thermal Impedance (Θ_{JA})	16-Pin Plastic Wide-Body SOIC	140	°C/W		
Natas	20-Pin PLCC	90			

Notes:

a. Device Mounted with all leads soldered or welded to PC board. b. Derate 6 mW/°C above 25 °C. c. Derate 7.2 mW/°C above 25 °C. d. Derate 11.2 mW/°C above 25 °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE				
Parameter Limit				
Voltages Referenced to - V _{IN}				
V _{CC}	10 to 13.5	V		
+ V _{IN}	10 to 120	v		
fosc	40 kHz to 1 MHz			
R _{OSC}	25 kΩ to 1 MΩ			
Linear Inputs	0 to V _{CC} - 3 V	V		
Digital Inputs	0 to V _{CC}			

SPECIFICATIONS^a

		Test Conditions		Lin	nits		
Parameter	Symbol	Unless Otherwise Specified DISCHARGE = - $V_{IN} = 0 V$ $V_{CC} = 10 V$, + $V_{IN} = 48 V$ $R_{BIAS} = 820 k\Omega$, $R_{OSC} = 910 k\Omega$	Temp ^b	Min ^c	Typ ^d	Max ^c	Unit
	Symbol	HBIAS - 020 132, HOSC - 010 132	Temp	IVIIII	тур	Wax	Unit
Reference			-		r		1
Output Voltage	V _R	OSC IN = - V_{IN} (OSC Disabled) R _L = 10 MΩ	Room	3.92	4.00	4.08	V
Output Impedance ^e	Z _{OUT}	OSC IN = - V _{IN}	Room	15	300	45	kΩ
Short Circuit Current	I _{SREF}	OSC IN = - V_{IN} , V_{REF} = - V_{IN}	Room	70	100	130	μA
Temperature Stability ^e	T _{REF}	OSC IN = - V _{IN}	Full		0.25	1.0	mV/°C
Long Term Stability ^e		t = 1000 h, T _A = 125 °C	Room		5.00	25.00	mV
Oscillator							
Maximum Frequency ^e	f _{MAX}	R _{OSC} = 0 Room		1	3		MHz
Initial Accuracy	f _{OSC}	See Note e Roo		32	40	48	kHz
Voltage Stability	Δf/f	$\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V})/f(9.5 \text{ V})$	Room		10	15	%
Temperature Coefficient ^e	T _{OSC}		Full		200	500	ppm/°C



		Test Conditions	Limits				
		Unless Otherwise Specified DISCHARGE = - V _{IN} = 0 V					
Parameter	Symbol	V _{CC} = 10 V, + V _{IN} = 48 V R _{BIAS} = 820 kΩ, R _{OSC} = 910 kΩ	Temp ^b	Min ^c	Typ ^d	Max ^c	Unit
Error Amplifier							1
Feedback Input Voltage	V _{FB}	FB Tied to COMP OSC IN = - V _{IN} (OSC Disabled)		3.96	4	4.04	V
Input BIAS Current	I _{FB}	OSC IN = - V_{IN} , V_{FB} = 4 V	Room		25	500	nA
Open Loop Voltage Gain ^e	A _{VOL}	OSC IN = - V _{IN} (OSC Disabled)	Room	60	80		dB
Input OFFSET Voltage	V _{OS}		Room		± 15	± 40	mV
Unity Gain Bandwidth ^e	BW	OSC IN = $-V_{IN}$	Room	0.5	0.8		MHz
Dynamic Output Impedance	Z _{OUT}		Room		1		kΩ
	1.	Source (V _{FB} = 3.4 V)	Room		- 1.2	- 0.32	
Output Current	IOUT	Sink (V _{FB} = 4.5 V)	Room	0.05	0.08		mA
Power Supply Rejection	PSRR	$10 \text{ V} \le \text{V}_{CC} \le 13.5 \text{ V}$	Room		70		dB
Current Limit	1 1						
Threshold Voltage	V _{SOURCE}	R _L = 100 Ω from DRAIN to V _{CC} V _{FB} = 0 V	Room	0.8	1.0	1.2	v
Delay to Output ^e	t _d	R_L = 100 Ω from DRAIN to V _{CC} V _{SOURCE} = 1.5 V, See Figure 1	Room		200	300	ns
Input Voltage	+ V _{IN}	I _{IN} = 10 μA	Room	120			V
Input Leakage Current	+ I _{IN}	$V_{CC} \ge 10 \text{ V}$	Room			10	μA
Pre-Regulator Start-Up Current	I _{START}	Pulse Width \leq 300 µs, V _{CC} = 7 V	Room	8	15		mA
V _{CC} Pre-Regulator Turn-Off Threshold Voltage	V _{REG}	$I_{PRE-REGULATOR} = 10 \mu A$ Room 7.5 9.3		9.3	9.7		
Undervoltage Lockout	V _{UVLO}	$R_L = 100 \Omega$ from DRAIN to V _{CC} See Detailed Description	Room	7.0	8.7	9.2	V
V _{REG} - V _{UVLO}	V _{DELTA}		Room	0.25	0.5		
Supply							
Supply Current	I _{CC}		Room		0.35	0.5	mA
Bias Current	I _{BIAS}		Room		7.5		μA
SHUTDOWN Delay	t _{SD}	V _{SOURCE} = - V _{IN} , See Figure 2	Room		50	100	
SHUTDOWN Pulse Width	t _{SW}		Room	50			
RESET Pulse Width	t _{RW}	See Figure 3	Room	50			ns
Latching Pulse Width SHUTDOWN and RESET Low	t _{LW}	Room 25					
Input Low Voltage	V _{IL}		Room			2.0	v
Input High Voltage	V _{IH}		Room	8.0			v
Input Current Input Voltage High	I _{IH}	V _{IN} = 10 V	Room		1	5	
Input Current Input Voltage Low	Ι _{ΙL}	V _{IN} = 0 V Room - 35 - 25			μA		
MOSFET Switch	<u>. </u>						
Breakdown Voltage	V _{(BR)DSS}	I _{DRAIN} = 100 μA	Full	200	220		V
Drain-Source On Resistance ^g	r _{DS(on)}	I _{DRAIN} = 100 mA	Room		5	7	Ω
Drain Off Leakage Current	I _{DSS}	V _{DRAIN} = 100 V	Room			10	μA
Drain Capacitance	C _{DS}		Room		35		pF

Notes:

a. Refer to PROCESS OPTION FLOWCHART for additional information.

a. Refer to PROCESS OPTION FLOWCHART for additional information. b. Room = 25 °C, Full = as determined by the operating temperature suffix. c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. d. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. e. Guaranteed by design, not subject to production test. f. C_{STRAY} Pin 8 = \leq 5 pF. g.Temperature coefficient of $r_{DS(on)}$ is 0.75 % per °C, typical.

Vishay Siliconix



TIMING WAVEFORMS








Figure 3.

TYPICAL CHARACTERISTICS





PIN CONFIGURATIONS



Function		Pin Number	
Function	14-Pin Plastic DIP	16-Pin SOIC	20-Pin PLCC
SOURCE	4	1	7
- V _{IN}	5	2	8
V _{CC}	6	4	9
OSC _{OUT}	7	5	10
OSC _{IN}	8	6	11
DISCHARGE	9	7	12
V _{REF}	10	8	14
SHUTDOWN	11	9	16
RESET	12	10	17
COMP	13	11	18
FB	14	12	20
BIAS	1	13	2
+ V _{IN}	2	14	3
DRAIN	3	16	5
NC		3, 15	1, 4, 6, 13, 15, 1

DRDERING INFORMATION			
Standard Part Number	Lead (Pb)-free Part Number	Temperature Range	Package
Si9105DJ02	Si9105DJ02-E3		PDIP-14
Si9105DW			
Si9105DW-T1 (With Tape and Reel)	Si9105DW-T1-E3 (With Tape and Reel)	- 40 to 85 °C	SOIC-16 (WB)
Si9105DN02	Si9105DN02-E3		
Si9105DN02-T1 (With Tape and Reel)	Si9105DN02-T1-E3 (With Tape and Reel)		PLCC-20

Vishay Siliconix

DETAILED DESCRIPTION



Due to the low quiescent current requirement of the Si9105 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, + V_{IN} will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between + V_{IN} and V_{CC}. This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 9.3 V. If V_{CC} is not forced to exceed the 9.3 V threshold, then V_{CC} will be regulated to a nominal value of 9.3 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.7 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.

BIAS

To properly set the bias for the Si9105, a 820 k Ω resistor should be tied from BIAS to - V_{IN} . This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 7.5 $\mu\text{A}.$

Reference Section

The reference section of the Si9105 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9105 brings the output of the error amplifier (which is configured for unity gain during trimming) to within \pm 1 % of 4 V. This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, whose 1 k Ω dynamic output impedance enables it to be used with feedback compensation (unlike transconductance amplifiers). A MOS differential input stage provides for low input current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Typical Characteristics graph of resistor value vs. frequency.) The DISCHARGE pin should be tied to - $V_{\rm IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to a maximum of 50 % by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a 5 V pulse amplitude and 0.5 μs pulse width, typical values would be 100 pF in series with 3 k Ω to OSC IN.



DETAILED DESCRIPTION (CONT'D)

SHUTDOWN and **RESET**

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUT-DOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and can be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN pin to provide variable shutdown time.

APPLICATIONS

Output Switch

The output switch is a 7 Ω , 200 V lateral DMOS transistor. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9105 is connected internally to - V_{IN} and is independent of the SOURCE.

 Table 1. Truth Table for the SHUTDOWN and RESET Pins

SHUTDOWN	RESET	Output
Н	Н	Normal Operation
Н	T	Normal Operation (No Change)
L	Н	Off (Not Latched)
L	L	Off (Latched)
_	L	Off (Latched, No Change)




Figure 5. CCITT Compatible ISDN Terminal Power Supply

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70003.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.