LF411QML Low Offset, Low Drift JFET Input Operational Amplifier



Literature Number: SNOSAO6B



## Low Offset, Low Drift JFET Input Operational Amplifier

#### **General Description**

This device is a low cost, high speed, JFET input operational amplifier with very low input offset voltage and guaranteed input offset voltage drift. It requires low supply current yet maintains a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411QML is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

This amplifier may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

#### **Features**

Available with radiation guarantee	
- ELDRS FREE	100 krad(Si)
Internally trimmed offset voltage:	0.5 mV(Typ)
Input offset voltage drift:	10 µV/°C
Low input bias current:	50 pA
Low input noise current:	0.01 pA/√Hz
Wide gain bandwidth:	3 MHz
High slew rate:	10V/µs
Low supply current:	1.8 mA
High input impedance:	10 <sup>12</sup> Ω
Low total harmonic distortion:	<0.0
$A_{V} = 10, R_{I} = 10 K \Omega,$	2%
$V_0 = 20V_{P-P}$ , BW = 20Hz - 20KHz	
Low 1/f noise corner:	50 Hz
Fast settling time to 0.01%:	2 µs

#### **Ordering Information**

NS Part Number	SMD Part Number	NS Package Number	Package Description
LF411MH/883		H08C	8LD T0–99 Can
LF411MWG/883		WG10A	10LD Ceramic SOIC
LF411MWG-MLS 50 krad(Si) ( <i>Note 9</i> )		WG10A	10LD Ceramic SOIC
LF411MWGRLQMLV 100 krad(Si) ( <i>Note 10</i> )	5962R1122201VZA ELDRS Free	WG10A	10LD Ceramic SOIC

#### **Connection Diagrams**



Note: Pin 4 connected to case.

Top View See NS Package Number H08A



Top View See NS Package Number WG10A



www.national.com

# Absolute Maximum Ratings (Note 1)

Supply Voltage	+18V
Differential Input Voltage	+30V
Input Voltage Bange (Note 4)	+15V
Output Short Circuit Duration	Continuous
Power Dissination (Note 2) (Note 3)	Continuede
H Package	670mW
WG Package	670mW
There	0/01111
H Package	150°C
WG Package	150°C
Thermal Resistance	100 0
A.,	
JA Η Package Still Δir	162°C/M
H Package 500 E/Min Air Elow	65°C/W
WG Package Still Air	170°C/W
WG Package 500I F/Min Air Flow	120°C/W
	120 0,00
	20°C/M
MC Backage	20 C/W
Operating Tomporature Pango	
	$-55^{\circ}C \leq \Gamma_{A} \leq 125^{\circ}C$
Storage Temperature Range	–65°C ≤ T <sub>A</sub> ≤ 150°C
Lead Temperature (Soldering, 10 seconds)	260°C
Package Weight (Typical)	
H Package	TBD
WG Package	220mg
ESD Tolerance ( <i>Note 5</i> )	750V

## **Quality Conformance Inspection**

#### Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

## LF411 883 Electrical Characteristics

#### **DC Parameters**

The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ 

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub-
							groups
V <sub>IO</sub>	Input Offset Voltage	R <sub>S</sub> = 10KΩ		-2.0	2.0	mV	1
				-3.7	3.7	mV	2
				-3.3	3.3	mV	3
I <sub>IO</sub>	Input Offset Current			-0.1	0.1	nA	1
			(Note 8)	-25	25	nA	2
±l <sub>IB</sub>	Input Bias Current			-0.2	0.2	nA	1
			(Note 8)	-50	50	nA	2
V <sub>CM</sub>	Input Common Mode Voltage Range		( <i>Note 6</i> )	±9.0		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	R <sub>S</sub> ≤ 10KΩ, V <sub>CM</sub> = ±9V		70		dB	1, 2, 3
+PSRR	Supply Voltage Rejection Ratio	$+V_{CC} = 6V, -V_{CC} = -15V$		70		dB	1, 2, 3
-PSRR	Supply Voltage Rejection Ratio	$+V_{CC} = 15V, -V_{CC} = -6V$		70		dB	1, 2, 3
I <sub>S</sub>	Supply Current				3.4	mA	1, 2, 3
-I <sub>OS</sub>	Output Short Circuit Current	$+V_1 = -11V, -V_1 = 11V,$		13	50	mA	1
		R <sub>S</sub> = 10KΩ		6.0	60	mA	2, 3
+I <sub>OS</sub>	Output Short Circuit Current	$+V_{I} = 11V, -V_{I} = -11V,$		-50	-13	mA	1
		R <sub>S</sub> = 10KΩ		-60	-6.0	mA	2, 3
+V <sub>IO Adj</sub>	Input Offset Voltage Adjustment			8.0		mV	1
-V <sub>IO Adj</sub>	Input Offset Voltage Adjustment				-8.0	mV	1
+A <sub>VS</sub>	Large Signal Voltage Gain	$V_0 = 0$ to 10V, $R_L = 2K\Omega$	(Note 7)	25		V/mV	4
		$V_0 = 0$ to 10V, $R_L = 2K\Omega$	(Note 7)	15		V/mV	5, 6
-A <sub>VS</sub>	Large Signal Voltage Gain	$V_0 = 0$ to -10V, $R_L = 2K\Omega$	(Note 7)	25		V/mV	4
		$V_0 = 0$ to -10V, $R_L = 2K\Omega$	(Note 7)	15		V/mV	5, 6
V <sub>0</sub> +	Output Voltage Swing	$R_{L} = 10K\Omega, +V_{I} = 11V,$		12		V	4, 5, 6
		-V <sub>I</sub> = -11V, R <sub>S</sub> = 10KΩ					
V <sub>O</sub> -	Output Voltage Swing	$R_{L} = 10K\Omega, +V_{I} = -11V,$			-12	V	4, 5, 6
		$-V_1 = 11V, R_S = 10K\Omega$					

#### **AC Parameters**

The following conditions apply, unless otherwise specified.

AC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
SR+	Slew Rate	$V_{O} = -5V$ to 5V		8.0		V/µS	7
SR-	Slew Rate	$V_0 = 5V$ to $-5V$		8.0		V/µS	7
GBW	Gain Bandwidth Product			2.7		MHz	7

## **Space Level Electrical Characteristics**

#### **DC Parameters**

The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage	R <sub>s</sub> = 10KΩ		-2.0	2.0	mV	1
				-3.7	3.7	mV	2
				-3.3	3.3	mV	3
I <sub>IO</sub>	Input Offset Current			-0.1	0.1	nA	1
			( <i>Note 8</i> )	-25	25	nA	2
±I <sub>IB</sub>	Input Bias Current			-0.2	0.2	nA	1
			(Note 8)	-50	50	nA	2
$V_{CM}$	Input Common Mode Voltage Range		(Note 6)	±9.0		V	1, 2, 3
CMRR	Common Mode Rejection Ratio	R <sub>S</sub> ≤ 10KΩ, V <sub>CM</sub> = ±9V		70		dB	1, 2, 3
+PSRR	Supply Voltage Rejection Ratio	$+V_{CC} = 6V, -V_{CC} = -15V$		70		dB	1, 2, 3
-PSRR	Supply Voltage Rejection Ratio	$+V_{CC} = 15V, -V_{CC} = -6V$		70		dB	1, 2, 3
I <sub>S</sub>	Supply Current				3.4	mA	1, 2, 3
-I <sub>os</sub>	Output Short Circuit Current	$+V_1 = -11V, -V_1 = 11V,$		13	50	mA	1
		R <sub>S</sub> = 10KΩ		6.0	60	mA	2, 3
+I <sub>OS</sub>	Output Short Circuit Current	$+V_{I} = 11V, -V_{I} = -11V,$		-50	-13	mA	1
		R <sub>S</sub> = 10KΩ		-60	-6.0	mA	2, 3
+V <sub>IO Adj</sub>	Input Offset Voltage Adjustment			8.0		mV	1
-V <sub>IO Adj</sub>	Input Offset Voltage Adjustment				-8.0	mV	1
+A <sub>VS</sub>	Large Signal Voltage Gain	$V_0 = 0$ to 10V, $R_L = 2K\Omega$	(Note 7)	25		V/mV	4
		$V_0 = 0$ to 10V, $R_L = 2K\Omega$	(Note 7)	15		V/mV	5, 6
-A <sub>VS</sub>	Large Signal Voltage Gain	$V_0 = 0$ to -10V, $R_L = 2K\Omega$	(Note 7)	25		V/mV	4
		$V_0 = 0$ to -10V, $R_L = 2K\Omega$	(Note 7)	15		V/mV	5, 6
V <sub>O</sub> +	Output Voltage Swing	$R_{L} = 10K\Omega, +V_{I} = 11V,$		12		V	4, 5, 6
		-V <sub>I</sub> = -11V, R <sub>S</sub> = 10KΩ					
V <sub>O</sub> -	Output Voltage Swing	$R_{L} = 10K\Omega,  +V_{I} = -11V,$			-12	V	4, 5, 6
		-V <sub>I</sub> = 11V, R <sub>S</sub> = 10KΩ					

### **AC Parameters**

The following conditions apply, unless otherwise specified.

AC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$ 

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
SR+	Slew Rate	$V_{O} = -5V$ to 5V		8.0		V/µS	7
SR-	Slew Rate	$V_0 = 5V$ to $-5V$		8.0		V/µS	7
GBW	Gain Bandwidth Product			2.7		MHz	7

## **Space Level Electrical Characteristics (Continued)**

#### **DC Parameters - Drift Values**

The following conditions apply, unless otherwise specified.

DC: V<sub>CC</sub> = ±15V, V<sub>CM</sub> = 0V, R<sub>S</sub> = 0Ω "Delta calculations performed on Space Level devices at Group B Subgroup 5 ONLY"

Symbol	Parameter	Conditions	Notes	Min	Мах	Unit	Sub- groups
V <sub>IO</sub>	Input Offset Voltage			-1	1	mV	1
+I <sub>IB</sub>	Input Bias Current			-0.1	0.1	nA	1
-I <sub>IB</sub>	Input Bias Current			-0.1	0.1	nA	1

#### LF411–MLS 50k Radiation Electrical Characteristics DC Parameters - Post Radiation Limits (*Note 9*)

The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$  Post Radiation Limits +25°C

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>IO</sub>	Input Offset Current			-0.25	0.25	nA	1
I <sub>IB+</sub>	Input Bias Current			-1.0	1.0	nA	1
I <sub>IB-</sub>	Input Bias Current			-1.0	1.0	nA	1

#### LF411MWGRLQMLV 100k Radiation Electrical Characteristics — ELDRS Free Only SMD# 5962R1122201 DC Parameters - Post Radiation Limits (Note 10)

The following conditions apply, unless otherwise specified.

DC:  $V_{CC} = \pm 15V$ ,  $V_{CM} = 0V$ ,  $R_S = 0\Omega$  Post Radiation Limits +25°C

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub- groups
I <sub>IO</sub>	Input Offset Current			-1.0	1.0	nA	1
I <sub>IB+</sub>	Input Bias Current			-0.20	6.0	nA	1
I <sub>IB-</sub>	Input Bias Current			-0.20	6.0	nA	1

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

**Note 2:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (maximum junction temperature),  $\theta_{JA}$  (package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Note 4: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 5: Human body model, 100pF discharged through 1.5K $\Omega$ .

Note 6: Parameters guaranteed by CMRR test.

**Note 7:** Datalog in K = V/mV.

**Note 8:** R<sub>S</sub> = 10KΩ @ +125°C.

**Note 9:** Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are guaranteed only for the conditions as specified in MIL-STD-883, Method 1019

Note 10: Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics except as listed in the Post Radiation Limits Table. These parts may be sensitive in a high dose rate environment. Low dose rate testing has been performed on a wafer-by-wafer basis, per Test Method 1019, Condition D of MIL-STD-883, with no enhanced low dose rate sensitivity (ELDRS).

## **Typical Connection**



## **Typical Performance Characteristics**





Input Bias Current 10k V<sub>CM</sub> = OV  $V_S = \pm 15V$ INPUT BIAS CURRENT (pA) 1k 100 10 1 -50 -25 0 25 50 75 100 125 TEMPERATURE (°C) 20149212 Positive Common-Mode Input Voltage Limit 25  $-55^{\circ}C \le T_A \le 125^{\circ}C$ POSITIVE COMMON-MODE INPUT VOLTAGE LIMIT (V) 20 15 10 5 0 0 5 10 15 20 25 **POSITIVE SUPPLY** VOLTAGE (V) 20149214







**Output Voltage Swing** 



Gain Bandwidth





0.1

 $R_L$ —OUTPUT LOAD (k $\Omega$ )







Distortion vs Frequency















**Output Impedance** 



## **Pulse Response**

 $R_L=2 k\Omega, C_L 10 pF$ 



20149239



20149241



TIME (0.2 µs/DIV)

20149240

Large Signal Non-Inverting



20149242





#### **Application Hints**

The LF411QML series of internally trimmed JFET input op amps (BI-FET II<sup>™</sup>) provide very low input offset voltage and guaranteed input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411QML is biased by a zener reference which allows normal circuit operation on  $\pm$ 4.5V power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411QML will drive a  $2 k\Omega$  load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.



PNP=2N2905 NPN=2N2219 unless noted TO-5 heat sinks for Q6-Q7 LF411QML

#### 10-Bit Linear DAC with No $\rm V_{OS}$ Adjust





where  $A_N{=}1$  if the  $A_N$  digital input is high  $A_N{=}0$  if the  $A_N$  digital input is low





# **Revision History**

Date Released	Revision	Section	Originator	Changes
10/11/05	A	New Release to corporate format	L. Lytle	1 MDS data sheet was converted into the corporate data sheet format. MDS MNLF411M-X Rev 2A2 will be archived.
05/07/07	В	Features, Ordering Information Table, LF411-MLS Electricals	L. McGee	Added reference to Radiation and Radiation Electricals for LF411-MLS device. Revision A will be archived.
06/30/11	С	Features, Ordering Information Table, LF411-MLS 50k Post Radiation Electricals, LF411MWGRLQMLV Post Radiation Electricals	L. McGee & K.Kruckmeyer	Added LF411MWGRLQMLV to Ordering Info and modified Radiation Electricals to "Radiation" devices. Added 50k and 100k Post Radiation DC parameter tables. Revision B will be archived.

#### Physical Dimensions inches (millimeters) unless otherwise noted

LF411QML



# Notes

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated