

Document Title

256K x 8 Hight Speed SRAM with 3.3V

Revision History

Revision No	History	Draft Date	Remark
0A	Initial Draft	September 12,20	001

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.



256K x 8 HIGH-SPEED CMOS STATIC RAM

FEATURES

- High-speed access times: — 8, 10, 12 and 15 ns
- High-preformance, lower-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- CMOS power: 540 mW @ 10 ns 36 mW standby mode
- TTL compatible inputs and outputs
- Single $3.3V \pm 10\%$ power supply
- · Packages available:
 - 36-pin 400mil SOJ
 - 44-pin TSOP-2


DESCRIPTION

The ICSI IC61LV2568 is a very high-speed, low power, 262,144-word by 8-bit COMS static RAM. The IC61LV2568 is fabricated using ICSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher preformance and low power consumotion devices.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 36 mW (max.) with CMOS input levels.

The IC61LV2568 operates from a single 3.3V power supply and all inputs are TTL-compatible.

The IC61LV2568 is available in 36-pin, 400mil SOJ and 44-pin TSOP-2 package.



FUNCTIONAL BLOCK DIAGRAM

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution, Inc.



PIN CONFIGURATION 36-Pin SOJ

A4 [1	36 🛛 NC
A3 [2	35 🗌 A5
A2 [3	34 🗌 A6
A1 🗌	4	33 🗌 A7
A0 🗌	5	32 🗌 A8
CE [6	31 🗍 OE
I/O0 🗌	7	30 🗍 1/07
I/O1	8	29 🗍 1/06
Vcc	9	28 🛛 GND
GND	10	27 🗌 Vcc
I/O2	11	26 🗍 1/05
I/O3	12	25 🗍 1/04
WE	13	24 🗌 A9
A17	14	23 🗍 A10
A16	15	22 🗍 A11
A15	16	21 🗍 A12
A14	17	20 🗍 NC
A13 🗌	18	19 🗍 NC
I		

PIN CONFIGURATION 44-Pin TSOP-2

	41 D NG
	43 NC
A4 🛄 3	42 🔲 NC
A3 🛄 4	41 🔲 A5
A2 🗖 5	40 🗖 A6
A1 🗖 6	39 🗖 A7
A0 🗖 7	38 🗖 A8
	37 🗖 OE
I/O0 🔲 9	36 🔲 1/07
I/O1 🗖 10	35 🗖 1/06
Vcc 🗖 11	34 🗖 GND
GND 🗖 12	33 🗖 Vcc
I/O2 🗖 13	32 🗖 1/O5
I/O3 🗖 14	31 🗖 1/04
WE 🗖 15	30 🗖 A9
A17 🗖 16	29 🗖 A10
A16 17	28 🗖 A11
A15 🗖 18	27 🗖 A12
A14 🗖 19	26 🗖 NC
A13 20	25 🗖 NC
	24 🗖 NC
	23 🗖 NC

PIN DESCRIPTIONS

A0-A17	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/07	Input/Output
Vcc	Power
GND	Ground
NC	No Connection

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	Vcc Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	lcc
Read	Н	L	L	Dout	lcc
Write	L	L	Х	Din	lcc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter		Value	Unit
Vcc	Power Supply Voltage Relative to GND		-0.5 to +4.6	V
VTERM	Terminal Voltage with Respect to GND		-0.5 to Vcc + 0.5	5 V
TBIAS	Temperature Under Bias	Com.	-10 to +85	°C
		Ind.	-45 to +90	
Tstg	Storage Temperature		-65 to +150	°C
Pd	Power Dissipation		1	W
Ιουτ	DC Output Current		±20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	–40°C to +85°C	3.3V ± 10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., Iон = -4.0 mA		2.4	—	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		_	0.4	V
Vін	Input HIGH Voltage			2.0	Vcc + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
Li	Input Leakage	$GND \leq V_{IN} \leq V_{CC}$	Com. Ind.	-1 -5	1 5	μA
Ilo	Output Leakage	$GND \le VOUT \le Vcc$, Outputs Disabled	Com. Ind.	–1 –5	1 5	μA

Notes:

1. VIL (min.) = -0.3V (DC); VIL (min.) = -2.0V (pulse width ≤ 2.0 ns).

VIH (max.) = Vcc + 0.3V (DC); VIH (max.) = Vcc + 2.0V (pulse width \leq 2.0 ns).

2. The Vcc operating range for 8 ns is 3.3V +10%, -5%.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-8	ns	-10	ns	-12	2 ns	-15	ōns	
Sym.	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	Vcc Dynamic Operating Supply Current	Vcc = Max., \overline{CE} = VIL lout = 0 mA, f = fMAX	Com. Ind.	_	170 180	_	150 160	_	140 150	_	130 140	mA
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:Vcc} \begin{array}{l} \mbox{Vcc} = \mbox{Max.}, \\ \mbox{Vin} = \mbox{ViH} \mbox{ or } \mbox{Vil} \\ \mbox{\overline{CE}} \geq \mbox{ViH}, \mbox{ f} = \mbox{0} \end{array}$	Com. Ind.	_	30 40	_	30 40	_	30 40	_	30 40	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:constraint} \begin{split} & \frac{V_{CC} = Max.,}{CE} \leq V_{CC} - 0.2V, \\ & V_{IN} \geq V_{CC} - 0.2V, \text{ or} \\ & V_{IN} \leq 0.2V, \text{ f} = 0 \end{split}$	Com. Ind.	_	10 15	_	10 15	_	10 15	_	10 15	mA

Notes:

1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, Vcc = 3.3V.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter		ns Max.	-10 Min.	ns Max.		2 ns Max.		5 ns Max.	Unit
trc	Read Cycle Time	8	_	10	_	12	_	15	_	ns
t AA	Address Access Time	_	8	_	10	_	12	_	15	ns
tона	Output Hold Time	3	_	3		3	_	3		ns
t ACE	CE Access Time	_	8	_	10	_	12	_	15	ns
t DOE	OE Access Time	_	3	_	4	_	5	_	6	ns
$t_{\text{LZOE}^{(2)}}$	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzoe ⁽²⁾	OE to High-Z Output	0	3	0	4	0	5	0	6	ns
tlzce ⁽²⁾	CE to Low-Z Output	3	_	3	_	3	_	3	_	ns
tHZCE ⁽²⁾	CE to High-Z Output	0	3	0	4	0	5	0	6	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

Notes:

1. The Vcc operating range for 8 ns is 3.3V + 10%, -5%.

AC TEST LOADS





Figure 1.

Figure 2.




AC WAVEFORMS

READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle. 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with \overline{CE} LOW transitions.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

			-8 ns		-10 ns		-12 ns		-15 ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	12	_	15	_	ns
t SCE	CE to Write End	7	_	8	_	9	_	10	_	ns
taw	Address Setup Time to Write End	7	_	8	_	9	_	10	_	ns
tha	Address Hold from Write End	0	_	0	—	0	_	0	_	ns
t sa	Address Setup Time	0	_	0		0	_	0		ns
$t_{PWE^{(4)}}$	WE Pulse Width	7	_	8		9	_	10		ns
tsd	Data Setup to Write End	4.5	_	5	_	6	_	7	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	3	_	4	_	5	_	6	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	0	_	0	_	0	_	0	_	ns

Notes:


1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

2. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.


3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

4.Tested with OE Hith.

AC WAVEFORMS WRITE CYCLE NO. 1 ^(1,2)(CE Controlled, OE is HIGH or LOW)








WRITE CYCLE NO. 2 (WE Controlled, OE is HIGH During Write Cycle) ^(1,2)

WRITE CYCLE NO. 3 (WE Controlled, OE is LOW During Write Cycle) (1)



Notes:

 The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

2. I/O will assume the High-Z state if \overline{OE} > VIH.

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed(ns)	OrderPartNo.	Package
8	IC61LV2568-8T IC61LV2568-8K	400mil T SOP-2 400mil SOJ
10	IC61LV2568-10T IC61LV2568-10K	400mil T SOP-2 400mil SOJ
12	IC61LV2568-12T IC61LV2568-12K	400mil T SOP-2 400mil SOJ
15	IC61LV2568-15T IC61LV2568-15K	400mil T SOP-2 400mil SOJ

ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed(ns)	OrderPartNo.	Package
8	IC61LV2568-8TI IC61LV2568-8KI	400milT SOP-2 400mil SOJ
10	IC61LV2568-10TI IC61LV2568-10KI	400milT SOP-2 400mil SOJ
12	IC61LV2568-12TI IC61LV2568-12KI	400milT SOP-2 400mil SOJ
15	IC61LV2568-15TI IC61LV2568-15KI	400mil T SOP-2 400mil SOJ



Integrated Circuit Solution, Inc.

HEADQUARTER: NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK, HSIN-CHU, TAIWAN, R.O.C. TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C. TEL: 886-2-26962140 FAX: 886-2-26962252 http://www.icsi.com.tw