

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4020B

MSI

14-stage binary counter

Product specification
File under Integrated Circuits, IC04

January 1995

14-stage binary counter

HEF4020B
MSI

14-STAGE BINARY COUNTER

The HEF4020B is a 14-stage binary ripple counter with a clock input (\overline{CP}), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O_0, O_3 to O_{13}). The counter advances on the HIGH to LOW transition of \overline{CP} . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of \overline{CP} . Each counter stage is a static toggle flip-flop. A feature of the HEF4020B is: high speed (typ. 35 MHz at $V_{DD} = 15 V$).




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

- HEF4020BP(N): 16-lead DIL; plastic (SOT38-1)
- HEF4020BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
- HEF4020BT(D): 16-lead SO; plastic (SOT109-1)
- (): Package Designator North America

PINNING

- \overline{CP} clock input (HIGH to LOW edge triggered)
- MR master reset input (active HIGH)
- O_0, O_3 to O_{13} parallel outputs

FAMILY DATA

I_{DD} LIMITS category MSI

} see Family Specifications

14-stage binary counter

HEF4020B
MSI




Fig. 3 Logic diagram.

14-stage binary counter

HEF4020B
MSI

A.C. CHARACTERISTICS

 $V_{SS} = 0\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $C_L = 50\text{ pF}$; input transition times $\leq 20\text{ ns}$; see also waveforms Fig. 4

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula	
Propagation delays $\overline{CP} \rightarrow O_0$ HIGH to LOW	5	t _{PHL}		105	210	ns	78 ns + (0,55 ns/pF) C _L
	10		45	90	ns	34 ns + (0,23 ns/pF) C _L	
	15		30	65	ns	22 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		105	210	ns	78 ns + (0,55 ns/pF) C _L
	10		50	95	ns	39 ns + (0,23 ns/pF) C _L	
	15		35	70	ns	27 ns + (0,16 ns/pF) C _L	
$O_n \rightarrow O_{n+1}$ HIGH to LOW	5	t _{PHL}		80	160	ns	53 ns + (0,55 ns/pF) C _L
	10		30	60	ns	19 ns + (0,23 ns/pF) C _L	
	15		20	40	ns	12 ns + (0,16 ns/pF) C _L	
LOW to HIGH	5	t _{PLH}		70	140	ns	43 ns + (0,55 ns/pF) C _L
	10		25	50	ns	14 ns + (0,23 ns/pF) C _L	
	15		20	40	ns	12 ns + (0,16 ns/pF) C _L	
MR $\rightarrow O_n$ HIGH to LOW	5	t _{PHL}		180	360	ns	153 ns + (0,55 ns/pF) C _L
	10		90	180	ns	79 ns + (0,23 ns/pF) C _L	
	15		70	140	ns	62 ns + (0,16 ns/pF) C _L	
Output transition times HIGH to LOW	5	t _{THL}		60	120	ns	10 ns + (1,0 ns/pF) C _L
	10		30	60	ns	9 ns + (0,42 ns/pF) C _L	
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L	
LOW to HIGH	5	t _{TLH}		60	120	ns	10 ns + (1,0 ns/pF) C _L
	10		30	60	ns	9 ns + (0,42 ns/pF) C _L	
	15		20	40	ns	6 ns + (0,28 ns/pF) C _L	
Minimum clock pulse width; HIGH	5	t _{WCPH}	50	25		ns	
	10		25	15		ns	
	15		20	10		ns	
Minimum MR pulse width; HIGH	5	t _{WMRH}	130	65		ns	
	10		95	50		ns	
	15		90	45		ns	
Recovery time for MR	5	t _{RMR}	115	60		ns	
	10		65	35		ns	
	15		55	25		ns	
Maximum clock pulse frequency	5	f _{max}	5	10		MHz	
	10		13	25		MHz	
	15		18	35		MHz	

	V_{DD} V	typical formula for P (μW)	where f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load cap. (pF) $\Sigma(f_o C_L)$ = sum of outputs V _{DD} = supply voltage (V)
Dynamic power dissipation per package (P)	5	600 f _i + $\Sigma(f_o C_L) \times V_{DD}^2$	
	10	2800 f _i + $\Sigma(f_o C_L) \times V_{DD}^2$	
	15	8200 f _i + $\Sigma(f_o C_L) \times V_{DD}^2$	

14-stage binary counter

HEF4020B
MSI





Fig. 4 Waveforms showing propagation delays for MR to O_n and CP to O₀, minimum MR and CP pulse widths.

14-stage binary counter

HEF4020B
MSI



7282340

Fig. 5 Timing diagram.