# Supertex inc.

## 64-Channel Serial to Parallel Converter With High Voltage Push-Pull Outputs


#### **Features**

- Processed with HVCMOS<sup>®</sup> technology
- Operating output voltages to 300V
- ▶ Low power level shifting from 5.0 to 300V
- Shift register speed: 8.0MHz @ V<sub>DD</sub> = 5.0V
- 64 latched data outputs
- Output polarity and blanking
- CMOS compatible inputs
- Foreward and reverse shifting options

#### **General Description**

The HV507 is a low voltage serial to high voltage parallel converter with 64 push-pull outputs. This device has been designed for use as a printer driver for electrostatic applications. It can also be used in any application requiring multiple output, high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded,  $D_{IO}A$  is Data-In and  $D_{IO}B$  is Data-Out; data is shifted from  $HV_{OUT}64$  to  $HV_{OUT}1$ . When DIR is at logic high,  $D_{IO}B$  is Data-In and  $D_{IO}A$  is Data-Out: data is then shifted from  $HV_{OUT}64$ . Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the LĒ (latch enable), BL (blanking), or the POL(polarity) inputs. Transfer of data from the shift register to the latch occurs when the LĒ is high. The data in the latch is stored during LĒ transition from high to low.



#### **Functional Block Diagram**

### **Ordering Information**

	Package Option
Device	80-Lead Quad Plastic Gullwing 20.00x14.00mm body 3.40mm height (max) 0.65mm pitch
HV507	HV507PG-G



-G indicates package is RoHS compliant ('Green')

#### **Absolute Maximum Ratings**


Parameter	Value
Supply voltage, V <sub>DD</sub>	-0.5V to +6.0V
Supply voltage, V <sub>PP</sub>	V <sub>DD</sub> to +320V
Logic input levels	-0.5V to V <sub>DD</sub> +0.5V
Ground current <sup>2</sup>	0.5A
High voltage supply current <sup>1</sup>	0.5A
Continuous total power dissipation <sup>2</sup>	1200mW
Operating temperature range	0°C to +70°C
Storage temperature range	-65°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to GND.

#### Notes:

- Connection to all power and ground pads is required. Duty cycle is 1. limited by the total power dissipated in the package.
- For operation above 25°C ambiant derate linearly to 70°C at 26.7mW/ 2. °C.

## **Pin Configuration**



(top view)

## **Product Marking**

HV507PG	L = Lot Number YY = Year Sealed
LLLLLLLL	WW = Week Sealed
YYWW	C = Country of Origin
• <u>CCCCCCC AAA</u>	A = Assembler ID = "Green" Packaging

80-Lead Quad Plastic Gullwing (PG)

Мах

Units

#### **Recommended Operating Conditions** Sym Parameter Min Τνρ

- 5			<b>31</b> *		
V <sub>DD</sub>	Logic supply voltage	4.5	5.0	5.5	V
V <sub>PP</sub>	High voltage supply	60	-	300	V
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> -0.9	-	V <sub>DD</sub>	V
V <sub>IL</sub>	Low-level input voltage	0	-	0.9	V
T <sub>A</sub>	Operating free-air temperature	0	-	+70	°C

#### Power-up sequence should be the following:

- 1. Connect ground
- 2. Apply V<sub>DD</sub>
- З. Set all inputs (Data, CLK, Enable, etc.) to a known state
- 4. Apply V<sub>PP</sub>
- The  $V_{PP}$  should not drop below  $V_{DD}$  or float during operation. 5.

Power-down sequence should be the reverse of the above.

## **Electrical Characteristics**

#### **DC Characteristics** (For $V_{DD} = 5.0V$ , $V_{PP} = 300V$ , $T_A = 25^{\circ}C$ )

Sym	Parameter	DD eret, PP eret	Min	Max	Units	Conditions
I <sub>DD</sub>	V <sub>DD</sub> supply current		-	15	mA	$f_{CLK} = 8.0MHz, F_{DATA} = 4.0MHz, \overline{LE} = low$
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> supply	current	-	200	μA	All $V_{IN} = 0$ or $V_{DD}$
1	High voltage supply o	-	0.50	m۸	$V_{PP}$ = 300V. All outputs high.	
I <sub>PP</sub>	I <sub>PP</sub> High voltage supply current			0.50	mA	$V_{PP}$ = 300V. All outputs low.
I <sub>IH</sub>	High-level logic input	-	10	μA	$V_{IH} = V_{DD}$	
I <sub>IL</sub>	Low-level logic input	-	-10	μA	V <sub>IL</sub> = 0V	
	High level output	HV <sub>OUT</sub>	265	-	V	V <sub>PP</sub> = 300V, IHV <sub>OUT</sub> = -1.0mA,
V <sub>OH</sub>	r light level output	Data Out	$V_{DD}$ -1.0V	-	v	$ID_{OUT} = -100 \mu A$
V	Low level output	HV <sub>OUT</sub>	-	35	V	V <sub>DD</sub> = 5.0V, IHV <sub>OUT</sub> = +1.0mA,
V <sub>OL</sub>		Data Out	-	1.0	V	ID <sub>OUT</sub> = +100μA
			-	V <sub>PP</sub> +1.5V	V	I <sub>oc</sub> = +1.0mA
V <sub>oc</sub>	Trv <sub>out</sub> clamp voltage	out clamp voltage		-30	v	I <sub>oc</sub> = -1.0mA

## **AC Characteristics**<sup>1</sup> (For $V_{DD} = 5.0V$ , $V_{PP} = 300V$ , $T_A = 25^{\circ}C$ )


Sym	Parameter	Min	Max	Units	Conditions
f <sub>CLK</sub>	Clock frequency	-	8.0	MHz	
t <sub>w</sub>	Clock width high or low	62	-	ns	
t <sub>su</sub>	Data set-up time before clock rises	35	-	ns	
t <sub>H</sub>	Data hold time after clock rises	30	-	ns	
t <sub>wLE</sub>	LE pulse width	80	-	ns	
t <sub>DLE</sub>	Delay time clock to $\overline{LE}$ high to low	35	-	ns	
t <sub>sle</sub>	LE set-up time before clock rises	40	-	ns	
$t_{\rm ON,} t_{\rm OFF}$	Time from $\overline{\text{LE}}$ to $\text{HV}_{\text{out}}$	-	4.0	μs	C <sub>L</sub> = 20pF
t <sub>DHL</sub>	Delay time clock to data high to low	-	125	ns	C <sub>L</sub> = 20pF
t <sub>DLH</sub>	Delay time clock to data low to high	-	125	ns	C <sub>L</sub> = 20pF
t <sub>R</sub> , t <sub>F</sub>	All logic inputs	-	5.0	ns	

Note:


1. Shift register speed can be as low as DC as long as data set-up and hold time meet the spec.

## HV507

#### Input and Output Equivalent Circuits



#### **Switching Waveforms**



#### **Function Table**

			nputs				Outputs						
Function	Dete		LE	BL	POL	DIR	Shift	Reg	HV O	outputs	Data Out		
	Data	CLK		BL		1	264	1	264	*			
All on	Х	Х	Х	L	L	Х	*	**	Н	НН	*		
All off	Х	Х	Х	L	Н	Х	*	**	L	LL	*		
Invert mode	Х	Х	L	Н	L	Х	*	**	*	**	*		
Load S/R	H or L	↑	L	Н	Н	Х	H or L	**	*	**	*		
Store data in	Х	Х	Ļ	Н	Н	Х	*	**	*	**	*		
latches	Х	Х	Ļ	Н	L	Х	*	**	*	**	*		
Transparent	L	1	Н	Н	Н	Х	L	**	L	**	*		
latch mode	Н	1	Н	Н	Н	Х	Н	**	Н	* *	*		
I/O Relation	D <sub>IO</sub> A	1	Х	Х	Х	L	$Q_N \rightarrow$	Q <sub>N+1</sub>		-	D <sub>IO</sub> B		
	D <sub>IO</sub> B	1	Х	Х	Х	Н	$Q_N \rightarrow$	Q <sub>N+1</sub>		-	D <sub>IO</sub> A		

Notes:

H = high level, L = low level = 0V, X = irrelevant,  $\downarrow$  = high-to-low transition,  $\uparrow$  = low-to-high transition. \* = dependent on previous stage's state before the last CLK high-to-low transition or last LE high.


## HV507

## Pin Description (80-Lead PQFP)

Pin #	Function	Pin #	Function
1	HV <sub>out</sub> 41	41	HV <sub>out</sub> 1
2	HV <sub>out</sub> 42	42	HV <sub>out</sub> 2
3	HV <sub>out</sub> 43	43	HV <sub>out</sub> 3
4	HV <sub>out</sub> 44	44	HV <sub>out</sub> 4
5	HV <sub>out</sub> 45	45	HV <sub>out</sub> 5
6	HV <sub>out</sub> 46	46	HV <sub>out</sub> 6
7	HV <sub>out</sub> 47	47	HV <sub>out</sub> 7
8	HV <sub>OUT</sub> 48	48	HV <sub>out</sub> 8
9	HV <sub>out</sub> 49	49	HV <sub>out</sub> 9
10	HV <sub>out</sub> 50	50	HV <sub>out</sub> 10
11	HV <sub>out</sub> 51	51	HV <sub>out</sub> 11
12	HV <sub>out</sub> 52	52	HV <sub>out</sub> 12
13	HV <sub>out</sub> 53	53	HV <sub>out</sub> 13
14	HV <sub>out</sub> 54	54	HV <sub>out</sub> 14
15	HV <sub>out</sub> 55	55	HV <sub>ουτ</sub> 15
16	HV <sub>out</sub> 56	56	HV <sub>out</sub> 16
17	HV <sub>out</sub> 57	57	HV <sub>out</sub> 17
18	HV <sub>OUT</sub> 58	58	HV <sub>out</sub> 18
19	HV <sub>out</sub> 59	59	HV <sub>out</sub> 19
20	HV <sub>out</sub> 60	60	HV <sub>out</sub> 20
21	HV <sub>out</sub> 61	61	HV <sub>out</sub> 21
22	HV <sub>out</sub> 62	62	HV <sub>out</sub> 22
23	HV <sub>out</sub> 63	63	HV <sub>out</sub> 23
24	HV <sub>out</sub> 64	64	HV <sub>out</sub> 24
25	VPP	65	HV <sub>out</sub> 25
26	D <sub>IO</sub> A	66	HV <sub>out</sub> 26
27	N/C	67	HV <sub>out</sub> 27
28	N/C	68	HV <sub>out</sub> 28
29	BL	69	HV <sub>out</sub> 29
30	POL	70	HV <sub>out</sub> 30
31	VDD	71	HV <sub>out</sub> 31
32	DIR	72	HV <sub>OUT</sub> 32
33	GND	73	HV <sub>out</sub> 33
34	HVGND	74	HV <sub>out</sub> 34
35	N/C	75	HV <sub>out</sub> 35
36	N/C	76	HV <sub>out</sub> 36
37	CLK	77	HV <sub>out</sub> 37
37	LĒ	78	HV <sub>out</sub> 38
39	D <sub>IO</sub> B	79	HV <sub>out</sub> 39
40	VPP	80	HV <sub>out</sub> 40

## HV507

## 80-Lead PQFP Package Outline (PG) 20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symb	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ	θ1
Dimen-	MIN	2.80*	0.25	2.55	0.30	23.65*	19.80*	17.65*	13.80*		0.73			<b>0</b> 0	<b>5</b> °
sion	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5 <sup>0</sup>	-
(mm)	MAX	3.40	0.50*	3.05	0.45	24.15*	20.20*	18.15*	14.20*		1.03		200	<b>7</b> °	16 <sup>0</sup>

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept. 1995.

\* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only.

Drawings not to scale.

Supertex Doc. #: DSPD-80PQFPPG, Version B101708.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.