Supertex inc.

32-Channel Serial to Parallel Converter with P-Channel Open Drain Outputs

Features


- Processed with HVCMOS[®] Technology
- Output voltages to -220V
- Source current minimum 60mA
- Shift register speed 8.0MHz
- Polarity and blanking inputs
- CMOS compatible inputs
- Forward and reverse shifting options
- Can be used with the HV5622 to provide 220V push-pull operation
- 44-lead PLCC surface mount package

General Description

TThe HV4622 is a low-voltage serial to high-voltage parallel converter with P-Channel open drain outputs. This device has been designed for use a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output high-voltage current source capabilities, such as driving inkjet and electrostatic print heads, plasma panels, or vacuum fluorescent displays.

This device consists of a 32-bit shift register, 32 data latches, and control logic to perform polarity and blanking functions. Data is shifted through the shift register on the logic high-tolow transition of the clock. The HV4622 shifts in the clockwise direction (when viewed from the top of the package). A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. The data in the shift register is latched when the latch enable pin is brought to logic high, and then returned to ground. If the latch enable pin is held high, the latch becomes transparent and the shift register data is directly reflected in the outputs.

For applications requiring active pull down as well as pull up, the HV4622 can be paired with the HV5622.



Functional Block Diagram

Ordering Information

| | Package Options | \bigcirc | een Initiat. |
|--------|---|--------------|--------------------------------|
| Device | 44-Lead PLCC .653x.653in body .180in height (max) .050in pitch | \mathbb{R} | Supertex Rolls Compliant |
| HV4622 | HV4622PJ-G | | (1-0) |

-G indicates package is RoHS compliant ('Green')

Absolute Maximum Ratings


| Parameter | Value |
|--|--------------------------------|
| Supply voltage, V _{DD} | +0.5V to -16V |
| Output voltage, V _{PP} | +0.5V to -240V |
| Logic input levels | +0.5V to V_{DD} -0.3V |
| Ground current ¹ | 1.5A |
| Continuous total power dissipation ² | 1200mW |
| Operating temperature range | -40°C to +85°C |
| Storage temperature range | -65°C to +150°C |
| Lead temperature (1.6mm from case for 10 seconds) | 260°C |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to $V_{\rm ss}$.


Notes:

- 1. Duty cycle limited by the total power dissipated in the package.
- For operation above 25°C ambiant derate linearly to maximum operating temperature at 20mW/°C.

Pin Configuration



Product Marking



44-Lead PLCC (PJ)

Recommended Operating Conditions

| Sym | Parameter | Min | Мах | Units | |
|------------------|--------------------------------------|-----------------------|-----------------|-------|--|
| V _{DD} | Logic supply voltage | -10.8 | -13.2 | V | |
| V _{PP} | Output voltage | +0.3 | -220 | V | |
| V _{IH} | High-level input voltage (Logic "1") | V _{DD} +2.0V | V _{DD} | V | |
| V _{IL} | Low-level input voltage (Logic "0") | 0 | -2.0 | V | |
| f _{ськ} | Clock frequency | - | 8.0 | MHz | |
| T _A | Operating free-air temperature | -40 | +85 | °C | |

Note:

All voltages are referenced to V_{ss}.


| | Do Electrical orial acteristics (over recommended operating conditions unless otherwise noted) | | | | | | | | | | |
|---------------------|--|-------------------|-----------------------|------|-------------------------|---|--|--|--|--|--|
| Sym | Parameter | | Min | Max | Units | Conditions | | | | | |
| I _{DD} | V _{DD} supply current | | - | -15 | mA | f _{CLK} = 8.0MHz, F _{DATA} = 4.0MHz | | | | | |
| I _{DDQ} | Quiescent V _{DD} supply | current | - | -100 | μA | $V_{IN} = V_{SS} \text{ or } V_{DD}$ | | | | | |
| I _{O(OFF)} | Off state output curre | nt | - | -100 | μA | All SWS parallel | | | | | |
| I _{IH} | High-level logic input | current | - | -1.0 | μA | $V_{\rm IH} = V_{\rm DD}$ | | | | | |
| I _{IL} | Low-level logic input | current | - | +1.0 | μA | $V_{IL} = V_{SS}$ | | | | | |
| V _{OH} | High level output | | V _{DD} +1.0V | - | V | Ι _{DOUT} = -100μΑ | | | | | |
| | | HV _{out} | - | -30 | V | I _{HVOUT} = -60mA | | | | | |
| V _{OL} | Low level output | | - | -1.0 | V | Ι _{DOUT} = -100μΑ | | | | | |
| V _{oc} | HV _{out} clamp voltage | - | +1.5 | V | I _{oL} = +60mA | | | | | | |

DC Electrical Characteristics (Over recommended operating conditions unless otherwise noted)

AC Electrical Characteristics ($V_{DD} = -12V$, $T_c = 25^{\circ}C$)


| Sym | Parameter | Min | Max | Units | Conditions |
|-----------------------------------|--------------------------------------|-----|-----|-------|-------------------------------------|
| f _{clk} | Clock frequency | - | 8.0 | MHz | |
| t _{wH} , t _{wL} | Clock width high or low | 62 | - | ns | |
| t _{su} | Data set-up time before clock rises | 50 | - | ns | |
| t _H | Data hold time after clock rises | 20 | - | ns | |
| t _{on} | Turn on time, HV_{OUT} from enable | - | 400 | ns | $R_{L} = 10K\Omega$ to V_{00} max |
| t _{DHL} | Delay time clock to data high to low | - | 100 | ns | C _L = 15pF |
| t _{DLH} | Delay time clock to data low to high | - | 100 | ns | C _L = 15pF |
| t _{DLE} | Delay time clock to LE high to low | 50 | - | ns | |
| t _{wLE} | LE pulse width | 50 | - | ns | |
| t _{sle} | LE set-up time before clock rises | 50 | - | ns | |

Input and Output Equivalent Circuits



HV4622

Switching Waveforms



Function Table

| | | Inputs | | | | | | Outputs | | | | | |
|---------------|--------|--------------|----|----|-----|--------|-----------|---------|--------|----------|--|--|--|
| Function | Data | | LE | | POL | Shift | Shift Reg | | utputs | Data Out | | | |
| | Data | CLK | | BL | | 1 | 232 | 1 | 232 | * | | | |
| All on | Х | X | Х | L | L | * | ** | Н | НН | * | | | |
| All off | Х | Х | Х | L | н | * | ** | L | LL | * | | | |
| Invert mode | Х | X | L | Н | L | * | ** | * | ** | * | | | |
| Load S/R | H or L | Ļ | L | Н | н | H or L | ** | * | ** | * | | | |
| Load latches | Х | H or L | 1 | Н | н | * | ** | * | ** | * | | | |
| Load lateries | Х | H or L | 1 | Н | L | * | ** | * | ** | * | | | |
| Transparent | L | \downarrow | Н | Н | н | L | ** | L | ** | * | | | |
| latch mode | Н | \downarrow | Н | Н | Н | Н | * * | Н | ** | * | | | |

Notes:


H = high level = -12V, L = low level = 0V, X = irrelevant, \downarrow = high-to-low transition, \uparrow = low-to-high transition.

* = dependent on previous stage's state before the last CLK high-to-low transition or last LE high.

HV4622

Pin Description

| Pin # | Function | Description | | | | | |
|-------|---|--|--|--|--|--|--|
| 1 | HV _{out} 16 | | | | | | |
| 2 | HV _{out} 15 | _ | | | | | |
| 3 | HV _{out} 14 | _ | | | | | |
| 4 | HV _{out} 13 | | | | | | |
| 5 | HV _{out} 12 | _ | | | | | |
| 6 | HV _{out} 11 | _ | | | | | |
| 7 | HV _{out} 10 | | | | | | |
| 8 | HV _{out} 9 | | | | | | |
| 9 | HV _{out} 8 | High voltage outputs. | | | | | |
| 10 | HV _{out} 7 | | | | | | |
| 11 | HV _{out} 6 | | | | | | |
| 12 | HV _{out} 5 | | | | | | |
| 13 | HV _{out} 4 | | | | | | |
| 14 | HV _{OUT} 3 | | | | | | |
| 15 | HV _{out} 2 | | | | | | |
| 16 | HV _{out} 1 | | | | | | |
| 17 | N/C | No connect. | | | | | |
| 18 | Data Out | Data output pin. | | | | | |
| 19 | N/C | | | | | | |
| 20 | N/C | No connect. | | | | | |
| 21 | N/C | | | | | | |
| 22 | POL | Inverts the polarity of the HV _{OUT} pins | | | | | |
| 23 | CLOCK | Clock pin, shift registers shifts data on rising edge of input clock. | | | | | |
| 24 | VSS | Reference voltage, usually ground. | | | | | |
| 25 | VDD | Logic supply voltage. | | | | | |
| 26 | LE | Logic enable pin, data is shifted from shift register to latches on logic input low. | | | | | |
| 27 | Data In | Data input pin. | | | | | |
| 28 | BL | Blanking pin, logic input low sets all HV _{OUT} pins low. | | | | | |
| 29 | HV _{out} 32 | | | | | | |
| 30 | HV _{OUT} 31 | _ | | | | | |
| 31 | HV _{out} 30 | | | | | | |
| 32 | HV _{out} 29 | | | | | | |
| 33 | HV _{out} 28 | _ | | | | | |
| 34 | HV _{out} 27 | | | | | | |
| 35 | HV _{out} 26 | _ | | | | | |
| 36 | HV _{out} 25 | High voltage outputs. | | | | | |
| 37 | HV _{out} 24 | _ | | | | | |
| 37 | HV _{out} 23 | _ | | | | | |
| 39 | HV _{out} 22 | _ | | | | | |
| 40 | ΗV _{ουτ} 21 | - | | | | | |
| 41 | HV_000000000000000000000000000000000000 | - | | | | | |
| 42 | HV _{out} 19 | - | | | | | |
| | HV _{out} 18 | | | | | | |
| 44 | HV _{out} 17 | | | | | | |



44-Lead PLCC Package Outline (PJ) .653x.653in body, .180in height (max), .050in pitch

Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Actual shape of this feature may vary.

| Symb | lool | Α | A1 | A2 | b | b1 | D | D1 | E | E1 | е |
|-----------------------|------|------|------|------|------|-------|------|------|------|------|-------------|
| | MIN | .165 | .090 | .062 | .013 | .026 | .685 | .650 | .685 | .650 | |
| Dimension (inches) | NOM | .172 | .105 | - | - | - | .690 | .653 | .690 | .653 | .050 BSC |
| (| MAX | .180 | .120 | .083 | .021 | .036† | .695 | .656 | .695 | .656 | |

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

† This dimension is a non-JEDEC dimension.

Drawings not to scale.

Supertex Doc. #: DSPD-44PLCCPJ, Version D092408.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2008 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.