


Programmable Phase-Locked Loop Clock Generator

1.0 Features

- Extremely flexible and low-jitter phase-locked loop (PLL) frequency synthesis
- No external loop filter components needed
- Configurable CMOS or pseudo-ECL outputs
- Completely configurable via l²C[™]-bus
- Up to four FS7140 or FS7145 can be used on a single I²C-bus
- 3.3 volt operation
- Independent on-chip crystal oscillator and external reference input
- Very low "cumulative" jitter

Figure 1: Pin Configuration



16-pin (0.150") SOIC 16-pin (5.3mm) SSOP

2.0 Description


The FS7140 / FS7145 is a monolithic CMOS clock generator/regenerator IC designed to minimize cost and component count in a variety of electronic systems. Via the $\rm I^2C$ -bus interface, the FS714x can be adapted to many clock generation requirements.

The length of the Reference and Feedback Dividers, their fine granularity, and the flexibility of the Post Divider make the FS714x the most flexible stand-alone phase-locked loop (PLL) clock generator available.

3.0 Applications

- Precision Frequency Synthesis
- Low-Frequency Clock Multiplication
- Video Line-Locked Clock Generation
- Laser Beam Printers (FS7145)

Figure 2: Device Block Diagram



Programmable Phase-Locked Loop Clock Generator



Table 1: FS7140 Pin Descriptions

Key: Al = Analog Input; AO = Analog Output; DI = Digital Input; DI U = Input with Internal Pull-Up; DI $_{D}$ = Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input, DO = Digital Output; P = Power/Ground; # = Active Low pin

PIN	TYPE	NAME	DESCRIPTION			
1	DI	SCL	Serial Interface Clock (requires an external pull-up)			
2	DIO	SDA	Serial Interface Data Input/Output (requires an external pull-up)			
3	DI _D	ADDR0	Address Select Bit "0"			
4	Р	VSS	Ground			
5	Al	XIN	Crystal Oscillator Feedback			
6	AO	XOUT	Crystal Oscillator Drive			
7	DI _D	ADDR1	Address Select Bit "1"			
8	Р	VDD	Power Supply (+3.3V nominal)			
9	Al	IPRG	PECL Current Drive Programming			
10	-	n/c	No Connection			
11	Р	VSS	Ground			
12	DI ^U	REF	Reference Frequency Input			
13	-	n/c	No Connection			
14	Р	VDD	Power Supply (+3.3V nominal)			
15	DO	CLKP	Clock Output			
16	DO	CLKN	Inverted Clock Output			

Table 2: FS7145 Pin Descriptions

Key: Al = Analog Input; AO = Analog Output; DI = Digital Input; DI U = Input with Internal Pull-Up; DI $_{D}$ = Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input, DO = Digital Output; P = Power/Ground; # = Active Low pin

PIN	TYPE	NAME	DESCRIPTION			
1	DI	SCL	Serial Interface Clock (requires an external pull-up)			
2	DIO	SDA	Serial Interface Data Input/Output (requires an external pull-up)			
3	DI _D	ADDR0	Address Select Bit "0"			
4	Р	VSS	Ground			
5	Al	XIN	Crystal Oscillator Feedback			
6	AO	XOUT	Crystal Oscillator Drive			
7	DI_D	ADDR1	Address Select Bit "1"			
8	Р	VDD	Power Supply (+3.3V nominal)			
9	Al	IPRG	PECL Current Drive Programming			
10	-	n/c	No Connection			
11	Р	VSS	Ground			
12	DI ^U	REF	Reference Frequency Input			
13	DI ^U	SYNC	Synchronization Input			
14	Р	VDD	Power Supply (+3.3V nominal)			
15	DO	CLKP	Clock Output			
16	DO	CLKN	Inverted Clock Output			



Programmable Phase-Locked Loop Clock Generator

4.0 Functional Block Description

4.1 Phase-Locked Loop (PLL)

The Phase Locked Loop is a standard phase- and frequency- locked loop architecture. The PLL consists of a Reference Divider, a Phase-Frequency Detector (PFD), a charge pump, an internal loop filter, a Voltage-Controlled Oscillator (VCO), a Feedback Divider, and a Post Divider.

The reference frequency (generated by either the onboard crystal oscillator or an external frequency source, is first reduced by the Reference Divider. The integer value that the frequency is divided by is called the modulus, and is denoted as N_R for the Reference Divider. This divided reference is then fed into the PFD.

The VCO frequency is fed back to the PFD through the Feedback Divider (the modulus is denoted by N_F).

The PFD will drive the VCO up or down in frequency until the divided reference frequency and the divided VCO frequency appearing at the inputs of the PFD are equal. The input/output relationship between the reference frequency and the VCO frequency is then:

$$\frac{f_{VCO}}{N_F} = \frac{f_{REF}}{N_R} \, .$$

This basic PLL equation can be rewritten as

$$f_{VCO} = f_{REF} \left(\frac{N_F}{N_R} \right).$$

A Post-Divider (actually a series combination of three post dividers) follows the PLL and the final equation for device output frequency is:

$$f_{CLK} = f_{REF} \left(\frac{N_F}{N_R} \right) \left(\frac{1}{N_{Px}} \right)$$

4.1.1 Reference Divider

The Reference Divider is designed for low phase jitter. The divider accepts either the output of either the crystal oscillator circuit or an external reference frequency. The Reference Divider is a 12-bit divider, and can be programmed for any modulus from 1 to 4095 (divide by 1 not available on date codes prior to 0108).


4.1.2 Feedback Divider

The Feedback Divider is based on a dual-modulus divider (also called dual-modulus prescaler) technique. It permits division by any integer value between 12 and 16383. Simply program the FBKDIV register with the binary equivalent of the desired modulus. Selected moduli below 12 are also permitted. Moduli of: 4, 5, 8, 9, and 10 are also allowed (4 and 5 are not available on date codes prior to 0108).

4.1.3 Post Divider

The Post Divider consists of three individually programmable dividers, as shown in Figure 3.

Figure 3: Post Divider



The moduli of the individual dividers are denoted as N_{P1} , N_{P2} , and N_{P3} , and together they make up the array modulus N_{Px} .

$$N_{Px} = N_{P1} \times N_{P2} \times N_{P3}$$

The Post Divider performs several useful functions. First, it allows the VCO to be operated in a narrower range of speeds compared to the variety of output clock speeds that the device is required to generate. Second, the extra integer in the denominator permits more flexibility in the programming of the loop for many applications where frequencies must be achieved *exactly*.

Note that a nominal 50/50 duty factor is always preserved (even for selections which have an odd modulus).

See Table 8 for additional information.

4.1.4 Crystal Oscillator

The FS7140 is equipped with a Pierce-type crystal oscillator. The crystal is operated in parallel resonant mode. Internal load capacitance is provided for the crystal. While a recommended load capacitance for the crystal is specified, crystals for other standard load capacitances may be used if great precision of the reference frequency (100ppm or less) is not required.

Programmable Phase-Locked Loop Clock Generator



4.1.5 Reference Divider Source MUX

The source of frequency for the Reference Divider can be chosen to be the device Crystal Oscillator or the REF pin by the REFDSRC bit.

When not using the Crystal Oscillator, it is preferred to connect XIN to VSS. Do not connect to XOUT.

When not using the REF input, it is preferred to leave it floating or connect to VDD.

4.1.6 Feedback Divider Source MUX

The source of frequency for the Feedback Divider may be selected to be either the output of the Post-Divider or the output of the Voltage-Controlled Oscillator by the FBKDSRC bit.

Ordinarily, for frequency synthesis, the output of the VCO is used. Use the output of the post-divider only where a deterministic phase relationship between the output clock and reference clock are desired (line-locked mode, for example).

4.1.7 Device Shutdown

Two bits are provided to effect shutdown of the device, if desired, when it is not active. SHUT1 disables most externally observable device functions. SHUT2 reduces device quiescent current to absolute minimum values. Normally, both bits should be set or cleared together.

Serial communications capability is not disabled by either SHUT1 or SHUT2.

4.2 Differential Output Stage

The differential output stage supports both CMOS and pseudo-ECL (PECL) signals. The desired output interface is chosen via the programming registers.

If a PECL interface is used, the transmission line is usually terminated using a Thévenin termination. The output stage can only sink current in the PECL mode, and the amount of sink current is set by a programming resistor on the LOCK/IPRG pin. The ratio of output sink current to IPRG current is 13:1. Source current for the CLKx pins is provided by the pull-up resistors that are part of the Thévenin termination.

4.2.1 Example

Assume that it is desired to connect a PECL-type fanout buffer right next to the FS7140.

Further assume:

- V_{DD}=3.3V
- desired V_{HI} = 2.4V
- desired V_{LO} = 1.6V
- equivalent R_{LOAD}=75 ohms

Then:

R1 (from CLKP and CLKN output to VDD) =

 $R_{LOAD} * V_{DD} / V_{HI} =$ 75 * 3.3 / 2.4 = 103 ohms

R2 (from CLKP and CLKN output to GND) =

 $R_{LOAD} * V_{DD} / (V_{DD} - V_{HI}) =$ 75 * 3.3 / (3.3 - 2.4) = 275 ohms

Rprgm (from VDD to IPRG pin) =

 $26 * (V_{DD} * R_{LOAD}) / (V_{HI} - V_{LO}) / 3 =$ 26 * (3.3 * 75) / (2.4 - 1.6) / 3 = 2.68 Kohms

4.3 SYNC Circuitry

The FS7145 supports nearly instantaneous adjustment of the output CLK phase by the SYNC input. Either edge direction of SYNC (positive-going or negative-going) is supported.

EXAMPLE (positive-going SYNC selected): Upon the negative edge of SYNC input, a sequence begins to stop the CLK output. Upon the positive edge, CLK resumes operation, synchronized to the phase of the SYNC input (plus a deterministic delay). This is performed by control of the device post-divider. Phase resolution equal to ½ of the VCO period can be achieved (approximately down to 2ns).



Programmable Phase-Locked Loop Clock Generator

I²C-bus Control Interface



This device is a read/write slave device meeting all Philips I²C-bus specifications except a "general call." The bus has to be **BUS** controlled by a master device that generates

the serial clock SCL, controls bus access, and generates the START and STOP conditions while the device works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated. A device that sends data onto the bus is defined as the transmitter, and a device receiving data as the receiver.

I²C-bus logic levels noted herein are based on a percentage of the power supply (VDD). A logic-one corresponds to a nominal voltage of VDD, while a logic-zero corresponds to ground (V_{SS}) .

5.1 **Bus Conditions**

Data transfer on the bus can only be initiated when the bus is not busy. During the data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START or STOP condition. The following bus conditions are defined by the I²C-bus protocol.

5.1.1 **Not Busy**

Both the data (SDA) and clock (SCL) lines remain high to indicate the bus is not busy.

5.1.2 START Data Transfer

A high to low transition of the SDA line while the SCL input is high indicates a START condition. All commands to the device must be preceded by a START condition.

5.1.3 STOP Data Transfer

A low to high transition of the SDA line while SCL is held high indicates a STOP condition. All commands to the device must be followed by a STOP condition.

5.1.4 Data Valid

The state of the SDA line represents valid data if the SDA line is stable for the duration of the high period of the SCL line after a START condition occurs. The data on the SDA line must be changed only during the low period of the SCL signal. There is one clock pulse per data bit.

Each data transfer is initiated by a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is determined by the master device, and can continue indefinitely. However, data that is overwritten to the device after the first eight bytes will overflow into the first register, then the second, and so on, in a first-in, firstoverwritten fashion.

5.1.5 Acknowledge

When addressed, the receiving device is required to generate an Acknowledge after each byte is received. The master device must generate an extra clock pulse to coincide with the Acknowledge bit. The acknowledging device must pull the SDA line low during the high period of the master acknowledge clock pulse. Setup and hold times must be taken into account.

The master must signal an end of data to the slave by not generating and acknowledge bit on the last byte that has been read (clocked) out of the slave. In this case, the slave must leave the SDA line high to enable the master to generate a STOP condition.

²C-bus Operation 5.2

All programmable registers can be accessed randomly or sequentially via this bi-directional two wire digital interface. The crystal oscillator does not have to run for communication to occur.

The device accepts the following I²C-bus commands:

5.2.1 Slave Address

After generating a START condition, the bus master broadcasts a seven-bit slave address followed by a R/W bit. The address of the device is:

A6	A5	A4	A3	A2	A1	A0
1	0	1	1	0	X	X

where X is controlled by the logic level at the ADDR pins. The selectable ADDR bits allow four different FS7140 devices to exist on the same bus. Note that every device on an I²C-bus must have a unique address to avoid possible bus conflicts.

Programmable Phase-Locked Loop Clock Generator



5.2.2 Random Register Write Procedure

Random write operations allow the master to directly write to any register. To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write eight bits of data into the addressed register. A final acknowledge is returned by the device, and the master generates a STOP condition.

If either a STOP or a repeated START condition occurs during a Register Write, the data that has been transferred is ignored.

5.2.3 Random Register Read Procedure

Random read operations allow the master to directly read from any register. To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the Register Write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits the eight-bit word. The master does not acknowledge the transfer but does generate a STOP condition.

5.2.4 Sequential Register Write Procedure

Sequential write operations allow the master to write to each register in order. The register pointer is automatically incremented after each write. This procedure is more efficient than the Random Register Write if several registers must be written.

To initiate a write procedure, the R/W bit that is transmitted after the seven-bit device address is a logic-low. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is written into the slave's address pointer. Following an acknowledge by the slave, the master is allowed to write up to eight bytes of data into the addressed register before the register address pointer overflows back to the beginning address.

An acknowledge by the device between each byte of data must occur before the next data byte is sent.

Registers are updated every time the device sends an acknowledge to the host. The register update does not wait for the STOP condition to occur. Registers are therefore updated at different times during a Sequential Register Write.

5.2.5 Sequential Register Read Procedure

Sequential read operations allow the master to read from each register in order. The register pointer is automatically incremented by one after each read. This procedure is more efficient than the Random Register Read if several registers must be read.

To perform a read procedure, the R/W bit that is transmitted after the seven-bit address is a logic-low, as in the Register Write procedure. This indicates to the addressed slave device that a register address will follow after the slave device acknowledges its device address. The register address is then written into the slave's address pointer.

Following an acknowledge by the slave, the master generates a repeated START condition. The repeated START terminates the write procedure, but not until after the slave's address pointer is set. The slave address is then resent, with the R/W bit set this time to a logic-high, indicating to the slave that data will be read. The slave will acknowledge the device address, and then transmits all eight bytes of data starting with the initial addressed register. The register address pointer will overflow if the initial register address is larger than zero. After the last byte of data, the master does not acknowledge the transfer but does generate a STOP condition.



Programmable Phase-Locked Loop Clock Generator

Figure 4: Random Register Write Procedure




Figure 5: Random Register Read Procedure




Figure 6: Sequential Register Write Procedure





Figure 7: Sequential Register Read Procedure



Programmable Phase-Locked Loop Clock Generator



6.0 Programming Information

All register bits are cleared to zero on power-up. All register bits may be read back as written.

Table 3: FS7140 Register Map

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
BYTE 7	RESERVED (Bit 63)	RESERVED (Bit 62)	RESERVED (Bit 61)	RESERVED (Bit 60)	RESERVED (Bit 59)	RESERVED (Bit 58)	RESERVED (Bit 57)	RESERVED (Bit 56)		
	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"		
BYTE 6	RESERVED (Bit 55)	RESERVED (Bit 54)	SHUT2 (Bit 53)	RESERVED (Bit 52)	RESERVED (Bit 51)	RESERVED (Bit 50)	RESERVED (Bit 49)	RESERVED (Bit 48)		
BITE	Must be set to "0"	Must be set to "0"	0 = Normal 1 = Powered Down	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"		
BYTE 5	RESERVED (Bit 47)	LC (Bit 46)	LR[1] (Bit 45)	LR[0] (Bit 44)	RESERVED (Bit 43)	RESERVED (Bit 42)	CP[1] (Bit 41)	CP[0] (Bit 40)		
	Must be set to "0"	Loop Filter Cap Select	Loop Filter Re	esistor Select	Must be set to "0"	Must be set to "0"	Charge Pump	Current Select		
	CMOS (Bit 39)	FBKDSRC (Bit 38)	FBKDIV[13] (Bit 37)	FBKDIV[12] (Bit 36)	FBKDIV[11] (Bit 35)	FBKDIV[10] (Bit 34)	FBKDIV[9] (Bit 33)	FBKDIV[8] (Bit 32)		
BYTE 4	0 = PECL 1 = CMOS		8192	4096	2048	1024	512	256		
			See Section 4.1.2 for disallowed FBKDIV values							
	FBKDIV[7] (Bit 31)	FBKDIV[6] (Bit 30)	FBKDIV[5] (Bit 29)	FBKDIV[4] (Bit 28)	FBKDIV[3] (Bit 27)	FBKDIV[2] (Bit 26)	FBKDIV[1] (Bit 25)	FBKDIV[0] (Bit 24)		
BYTE 3	128	64	32	16	8	4	2	1		
	See Section 4.1.2 for disallowed FBKDIV values									
	POST2[3] (Bit 23)	POST2[2] (Bit 22)	POST2[1] (Bit 21)	POST2[0] (Bit 20)	POST1[3] (Bit 19)	POST1[2] (Bit 18)	POST1[1] (Bit 17)	POST1[0] (Bit 16)		
BYTE 2			+1 (N= 0 to 11) Fable 8		Modulus = N+1 (N= 0 to 11) See Table 8					
	POST3[1] (Bit 15)	POST3[0] (Bit 14)	SHUT1 (Bit 13)	REFDSRC (Bit 12)	REFDIV[11] (Bit 11)	REFDIV[10] (Bit 10)	REFDIV[9] (Bit 9)	REFDIV[8] (Bit 8)		
BYTE 1	Modulus = See T	1, 2, 4, or 8; able 8	0 = Normal 1 = Powered Down	0 = Crystal Oscillator 1 = REF Pin	2048	1024	512	256		
BYTE 0	REFDIV[7] (Bit 7)	REFDIV[6] (Bit 6)	REFDIV[5] (Bit 5)	REFDIV[4] (Bit 4)	REFDIV[3] (Bit 3)	REFDIV[2] (Bit 2)	REFDIV[1] (Bit 1)	REFDIV[0] (Bit 0)		
	128	64	32	16	8	4	2	1		



Programmable Phase-Locked Loop Clock Generator

Table 4: FS7145 Register Map

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
BYTE 7	RESERVED (Bit 63)	RESERVED (Bit 62)	RESERVED (Bit 61)	RESERVED (Bit 60)	RESERVED (Bit 59)	RESERVED (Bit 58)	RESERVED (Bit 57)	RESERVED (Bit 56)		
	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"	Must be set to "0"		
BYTE 6	RESERVED (Bit 55)	RESERVED (Bit 54)	SHUT2 (Bit 53)	RESERVED (Bit 52)	RESERVED (Bit 51)	RESERVED (Bit 50)	SYNCPOL (Bit 49)	SYNCEN (Bit 48)		
DIIEO	Must be set to "0"	Must be set to "0"	0 = Normal 1 = Powered Down	Must be set to "0"	Must be set to "0"	Must be set to "0"	"0"=negative "1"=positive	"0"=disabled "1"=enabled		
BYTE 5	RESERVED (Bit 47)	LC (Bit 46)	LR[1] (Bit 45)	LR[0] (Bit 44)	RESERVED (Bit 43)	RESERVED (Bit 42)	CP[1] (Bit 41)	CP[0] (Bit 40)		
51120	Must be set to "0"	Loop Filter Cap Select	Loop Filter Re	esistor Select	Must be set to "0"	Must be set to "0"	Charge Pump	Current Select		
	CMOS (Bit 39)	FBKDSRC (Bit 38)	FBKDIV[13] (Bit 37)	FBKDIV[12] (Bit 36)	FBKDIV[11] (Bit 35)	FBKDIV[10] (Bit 34)	FBKDIV[9] (Bit 33)	FBKDIV[8] (Bit 32)		
BYTE 4	0 = PECL 1 = CMOS	0 = VCO Output 1 = Post Divider Output	8192	4096	2048	1024	512	256		
	. – 666		See Section 4.1.2 for disallowed FBKDIV values							
	FBKDIV[7] (Bit 31)	FBKDIV[6] (Bit 30)	FBKDIV[5] (Bit 29)	FBKDIV[4] (Bit 28)	FBKDIV[3] (Bit 27)	FBKDIV[2] (Bit 26)	FBKDIV[1] (Bit 25)	FBKDIV[0] (Bit 24)		
BYTE 3	128	64	32	16	8	4	2	1		
	See Section 4.1.2 for disallowed FBKDIV values									
	POST2[3] (Bit 23)	POST2[2] (Bit 22)	POST2[1] (Bit 21)	POST2[0] (Bit 20)	POST1[3] (Bit 19)	POST1[2] (Bit 18)	POST1[1] (Bit 17)	POST1[0] (Bit 16)		
BYTE 2			+1 (N= 0 to 11) Table 8		Modulus = N+1 (N= 0 to 11) See Table 8					
	POST3[1] (Bit 15)	POST3[0] (Bit 14)	SHUT1 (Bit 13)	REFDSRC (Bit 12)	REFDIV[11] (Bit 11)	REFDIV[10] (Bit 10)	REFDIV[9] (Bit 9)	REFDIV[8] (Bit 8)		
BYTE 1		Modulus = 1, 2, 4, or 8; 0 = Normal 1 = Powered Down			2048	1024	512	256		
BYTE 0	REFDIV[7] (Bit 7)	REFDIV[6] (Bit 6)	REFDIV[5] (Bit 5)	REFDIV[4]	REFDIV[3] (Bit 3)	REFDIV[2] (Bit 2)	REFDIV[1] (Bit 1)	REFDIV[0] (Bit 0)		
	128	64	32	16	8	4	2	1		

Programmable Phase-Locked Loop Clock Generator



Table 5: Device Configuration Bits

NAME	DESCRIPTION		
REFDSRC	REFerence Divider SouRCe		
REFDSRC	[0]=Crystal Oscillator / [1]=REF Pin		
FBKDSRC	FeedBacK Divider SouRCe		
FBRDSRC	[0]=VCO Output / [1]=Post Divider Output		
SHUT1	SHUTdown 1		
SHOTT	[0]=Normal / [1]=Powered down		
SHUT2	SHUTdown 2		
31112	[0]=Normal / [1]=Powered down		
CMOS	CLKP/CLKN output mode		
CIVIOS	[0]=PECL Output / [1]CMOS Output		

Table 6: Main Loop Tuning Bits

NAME	DESCRIPT	TION		
	Charge Pump current			
	[00]	2.0 uA		
CP[1:0]	[01]	4.5 uA		
	[10]	11.0 uA		
	[11]	22.5 uA		
	Loop Filter Resistor select			
	[00]	400 ΚΩ		
LR[1:0]	[01]	133 ΚΩ		
	[10]	30 ΚΩ		
	[11]	12 ΚΩ		
	Loop Filter Capacitor select			
LC	[0]	185 pF		
	[1]	500 pF		

Table 7: PLL Divider Control Bits

NAME	DESCRIPTION
REFDIV[11:0]	REFerence DIVider (N _R)
FBKDIV[13:0]	FeedBacK DIVider (N _F)

Table 6: SYNC Control Bits (FS7145 only)

NAME	DESCRIPTION		
SYNC Enable			
STNCEN	[0]=Disabled / [1]=Enabled		
SYNCPOL	SYNC POLarity		
STNCFOL	[0]=Negative Edge / [1]=Positive Edge		

Table 8: Post-Divider Control Bits

NAME	ı	DESCRIPTION			
	POST Divider #1 (N _{P1}) modulus				
	[0000]	1			
	[0001]	2			
	[0010]	3			
	[0011]	4			
	[0100]	5			
	[0101]	6			
DOOT410 01	[0110]	7			
POST1[3:0]	[0111]	8			
	[1000]	9			
	[1001]	10			
	[1010]	11			
	[1011]	12			
	[1100]				
	[1101]	Donatus			
	[1110]	Do not use			
	[1111]				
	POST Divider #2 (N _{P2}) modulus			
	[0000]	1			
	[0001]	2			
	[0010]	3			
	[0011]	4			
	[0100]	5			
	[0101]	6			
	[0110]	7			
POST2[3:0]	[0111]	8			
	[1000]	9			
	[1001]	10			
	[1010]	11			
	[1011]	12			
	[1100]				
	[1101]	Do not use			
	[1110]	Do not use			
	[1111]				
	POST Divider #3 (N _{P3}) modulus			
	[00]	1			
POST3[1:0]	[01]	2			
	[10]	4			
	[11]	8			



Programmable Phase-Locked Loop Clock Generator

7.0 Electrical Specifications

Table 9: Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality, and reliability.

PARAMETER	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage, dc (V _{SS} = ground)	V_{DD}	V _{SS} -0.5	4.5	V
Input Voltage, dc	Vı	V _{SS} -0.5	V _{DD} +0.5	V
Output Voltage, dc	Vo	V _{SS} -0.5	V _{DD} +0.5	V
Input Clamp Current, dc (V _I < 0 or V _I > V _{DD})	I _{IK}	-50	50	mA
Output Clamp Current, dc (V _I < 0 or V _I > V _{DD})	I _{ok}	-50	50	mA
Storage Temperature Range (non-condensing)	Ts	-65	150	°C
Ambient Temperature Range, Under Bias	T _A	-55	125	°C
Junction Temperature	TJ		150	°C
Lead Temperature (soldering, 10s)			260	°C
Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)			2	kV



CAUTION: ELECTROSTATIC SENSITIVE DEVICE

Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge.

Table 10: Operating Conditions

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS
Supply Voltage	V_{DD}		3.0	3.3	3.6	V
Ambient Operating Temperature Range	T _A		0		70	°C

Programmable Phase-Locked Loop Clock Generator



Table 11: DC Electrical Specifications

Unless otherwise stated, $V_{DD} = 3.3V \pm 10\%$, no load on any output, and ambient temperature range $T_A = 0^{\circ}C$ to $70^{\circ}C$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are $\pm 3\sigma$ from typical. Negative currents indicate current flows out of the device.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS
Overall			-		·	
Supply Current, Dynamic	I _{DD}	CMOS mode; $F_{XTAL} = 15MHz$; $F_{VCO} = 400MHz$; $F_{CLK} = 200MHz$; does not include load current		35		mA
Supply Current, Static	I _{DDL}	SHUT1, SHUT2 bits both "1"		400	700	μΑ
Serial Communication I/O (SDA, SCL)						
High-Level Input Voltage	V _{IH}		0.8*V _{DD}			V
Low-Level Input Voltage	V _{IL}				0.2*V _{DD}	V
Hysteresis Voltage	V_{hys}			0.33*V _{DD}		V
Input Leakage Current	l ₁	SDA, SCL in read condition	-10		+10	μΑ
Low-Level Output Sink Current (SDA)	I _{OL}	SDA in acknowledge condition; V _{SDA} = 0.4 volts	5	14		mA
Address Select Input (ADDR0, ADDR1)						
High-Level Input Voltage	V _{IH}		V _{VDD} -1.0			V
Low-Level Input Voltage	V _{IL}				0.8	V
High-Level Input Current (pull-down)	I _{IH}	$V_{ADDRx} = V_{DD}$		30		μΑ
Low-Level Input Current	I _{IL}	V _{ADDRx} = 0 volts	-1		1	μΑ
Reference Frequency Input (REF)						
High-Level Input Voltage	V_{IH}		V _{VDD} -1.0			V
Low-Level Input Voltage	V _{IL}				0.8	V
High-Level Input Current	I _{IH}	$V_{REF} = V_{DD}$	-1		1	μΑ
Low-Level Input Current (pull-up)	I _{IL}	V _{REF} = 0 volts		-30		μΑ
Sync Control Input (SYNC)						
High-Level Input Voltage	V _{IH}		V _{VDD} -1.0			V
Low-Level Input Voltage	V _{IL}				0.8	V
High-Level Input Current	I _{IH}	$V_{REF} = V_{DD}$	-1		1	μΑ
Low-Level Input Current (pull-up)	I _{IL}	V _{REF} = 0 volts		-30		μΑ
Crystal Oscillator Input (XIN)						
Threshold Bias Voltage	V_{TH}			V _{DD} /2		V
High-Level Input Current	I _{IH}	$V_{XIN} = VDD$		40		μΑ
Low-Level Input Current	I _{IL}	V _{XIN} = GND		-40		μΑ
Crystal Frequency	F _X	Fundamental mode			35	MHz
Recommended Crystal Load Capacitance *	$C_{L(xtal)}$	For best matching with internal crystal oscillator load.		16-18		pF
Crystal Oscillator Output (XOUT)			•			
High-Level Output Source Current	I _{OH}	V _{XOUT} = 0		-8.5		mA
Low-Level Output Sink Current	l _{OL}	V _{XOUT} = VDD		11		mA



Programmable Phase-Locked Loop Clock Generator

Table 12: DC Electrical Specifications (con't)

Unless otherwise stated, $V_{DD} = 3.3V \pm 10\%$, no load on any output, and ambient temperature range $T_A = 0^{\circ}C$ to $70^{\circ}C$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are $\pm 3\sigma$ from typical. Negative currents indicate current flows out of the device.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS
PECL Current Program I/O (IPRG)						
Low-Level Input Current	I _{IL}	V _{IPRG} = 0 volts; PECL Mode	-10		10	μА
Clock Outputs, CMOS Mode (CLKN, CLI	(P)					
High-Level Output Source Current	I _{OH}	V _O = 2.0V		19		mA
Low-Level Output Sink Current	I _{OL}	V _O = 0.4V		-35		mA
Clock Outputs, PECL Mode (CLKN, CLK	(P)					
IPRG Bias Voltage	V_{IPRG}	V _{IPRG} will be clamped to this level when a resistor is connected from VDD to IPRG		VDD/3		V
IPRG Bias Current	I _{IPRG}	$I_{IPRG} = (V_{VDD} - V_{IPRG}) / R_{SET}$			3.5	mA
Sink Current to IPRG Current Ratio				13		
Tristate Output Current	Iz		-10		10	μΑ

Programmable Phase-Locked Loop Clock Generator



Table 13: AC Timing Specifications

Unless otherwise stated, $V_{DD} = 3.3V \pm 10\%$, no load on any output, and ambient temperature range $T_A = 0$ °C to 70°C. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are $\pm 3\sigma$ from typical.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	CLOCK (MHz)	MIN.	TYP.	MAX.	UNITS
Overall					•	•	•
Output Fragueseu*		CMOS Outputs		0		150	NAL I-
Output Frequency *	f _{O(max)}	PECL Outputs	PECL Outputs			300	MHz
VCO Frequency *	f _{VCO}			40		400	MHz
CMOS Mode Rise Time *	t _r	C _L = 7pF			1		ns
CMOS Mode Fall Time *	t _f	$C_L = 7pF$			1		ns
PECL Mode Rise Time *	t _r	$C_L = 7pF; R_L = 65 \text{ ohm}$			1		ns
PECL Mode Fall Time *	t _f	$C_L = 7pF; R_L = 65 \text{ ohm}$			1		ns
Reference Frequency Input (RE	F)						
Input Frequency	F _{REF}					80	MHz
Reference High Time	t _{REFH}			3			ns
Reference Low Time	t _{REFL}			3			ns
Sync Control Input (SYNC)							
Sync High Time	t _{SYNCH}	for orderly CLK stop / start		3			T _{CLK}
Sync Low Time	t _{SYNCL}	for orderly CLK stop / start		3			T _{CLK}
Clock Output (CLKP, CLKN)							
Duty Cycle (CMOS Mode) *		Measured at 1.4V			50		%
Duty Cycle (PECL Mode) *		Measured at zero crossings of (VCLKP-VCLKN)			50		%
		For valid programming solutions. Long-term position error of any edge compared with ar reference frequency. It is measured with a microsecond window, using statistics gathe	n ideal clock time-interval	generated analyzer	d from the using a 50	same	
		FREF / NREF > 1000KHz			25		
Jitter, Long Term $(\sigma_y(\tau))$ *	$t_{j(LT)}$	FREF / NREF ~= 500KHz			50		ps
		FREF / NREF ~= 250KHz			100		
		FREF / NREF ~= 125KHz			190		
		FREF / NREF ~= 62.5KHz			240		
		FREF / NREF ~= 31.5KHz			300		
Jitter, Period (peak-peak) *	t=	40MHz < VCO Frequency < 100MHz			75		ps
onto, i enou (peak-peak)	$t_{j(\DeltaP)}$	VCO Frequency > 100MHz			50		ps



Programmable Phase-Locked Loop Clock Generator

Table 14: Serial Interface Timing Specifications

Unless otherwise stated, $V_{DD} = 3.3V \pm 10\%$, no load on any output, and ambient temperature range $T_A = 0^{\circ}C$ to $70^{\circ}C$. Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. MIN and MAX characterization data are $\pm 3\sigma$ from typical.

PARAMETER	SYMBOL CONDITIONS	CONDITIONS/DESCRIPTION	FAST MODE		UNITS
	STWIBOL	CONDITIONS/DESCRIPTION	MIN.	MAX.	UNITS
Clock frequency	f _{SCL}	SCL	0	400	kHz
Bus free time between STOP and START	t _{BUF}		1300		ns
Setup time, START (repeated)	t _{su:STA}		600		ns
Hold time, START	t _{hd:STA}		600		ns
Setup time, data input	t _{su:DAT}	SDA	100		ns
Hold time, data input	t _{hd:DAT}	SDA	0		ns
Output data valid from clock	t _{AA}			900	ns
Rise time, data and clock	t _R	SDA, SCL		300	ns
Fall time, data and clock	t _F	SDA, SCL		300	ns
High time, clock	t _{HI}	SCL	600		ns
Low time, clock	t _{LO}	SCL	1300		ns
Setup time, STOP	t _{su:STO}		600		ns

Figure 8: Bus Timing Data





Figure 9: Data Transfer Sequence



Programmable Phase-Locked Loop Clock Generator



8.0 Package Information

Table 15: 16-pin SOIC (0.150") Package Dimensions

	DIMENSIONS						
	INC	HES	MILLIMETERS				
	MIN.	MAX.	MIN.	MAX.			
Α	0.061	0.068	1.55	1.73			
A1	0.004	0.0098	0.102	0.249			
A2	0.055	0.061	1.40	1.55			
В	0.013	0.019	0.33	0.49			
O	0.0075	0.0098	0.191	0.249			
D	0.386	0.393	9.80	9.98			
Е	0.150	0.157	3.81	3.99			
е	0.050	BSC	1.27	BSC			
Н	0.230	0.244	5.84	6.20			
h	0.010	0.016	0.25	0.41			
L	0.016	0.035	0.41	0.89			
Θ	0°	8°	0°	8°			




Table 16: 16-pin SOIC (0.150") Package Characteristics

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	TYP.	UNITS
Thermal Impedance, Junction to Free-Air	Θ_{JA}	Air flow = 0 ft./min.	108	°C/W
Lond Industance Colf		Corner lead	2.5	nH
Lead Inductance, Self	L ₁₁	Center lead	1.2	ПΠ



Programmable Phase-Locked Loop Clock Generator

Table 17: 16-pin 5.3mm (0.209") SSOP Package Dimensions

	DIMENSIONS						
	INC	HES	MILLIM	ETERS			
	MIN.	MAX.	MIN.	MAX.			
Α	0.068	0.078	1.73	1.99			
A1	0.002	0.008	0.05	0.21			
A2	0.066	0.070	1.68	1.78			
В	0.010	0.015	0.25	0.38			
С	0.005	0.008	0.13	0.20			
D	0.239	0.249	6.07	6.33			
Е	0.205	0.212	5.20	5.38			
е	0.025	6 BSC 0.65 BSC					
Н	0.301	0.311	7.65	7.90			
L	0.022	0.037	0.55	0.95			
Θ	0	8	0	8			




Table 18: 16-pin 5.3mm (0.209") SSOP Package Characteristics

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	TYP.	UNITS
Thermal Impedance, Junction to Free-Air 16-pin 0.150" SOIC	Θ_{JA}	Air flow = 0 m/s	90	°C/W
Lead Inductance, Self		Corner lead	2.3	nH
Lead Illuddialice, Sell	L 11	Center lead	1	шП

Programmable Phase-Locked Loop Clock Generator



9.0 Ordering Information

ORDERING CODE	DEVICE NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE	SHIPPING CONFIGURATION
13715-802	FS7140-01	16-pin (0.150") SOIC		
13715-201	FS7140-01	16-pin (5.3mm) SSOP	000 to 7000 (Commonsial)	Tape and Reel / Tubes
13715-102	FS7145	16-pin (0.150") SOIC	0°C to 70°C (Commercial)	Please specify
13715-202	FS7145	16-pin (5.3mm) SSOP		

Copyright © 2000, 2001 AMI Semiconductor

Devices sold by AMIS are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMI makes no warranty, express, statutory implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI makes no warranty of merchantability or fitness for any purposes. AMI reserves the right to discontinue production and change specifications and prices at any time and without notice. AMI's products are intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment, are specifically not recommended without additional processing by AMI for such applications.

AMI Semiconductor, 2300 Buckskin Rd., Pocatello, ID 83201, (208) 233-4690, FAX (208) 234-6796, WWW Address: http://www.amis.com E-mail: TGP@amis.com