

# FAN103 Primary-Side-Regulation PWM Controller (PWM-PSR)

#### **Features**

- Low Standby Power Under 30mW
- High Voltage Startup

SEMICONDUCTOR

- Fewest External Component Counts
- Constant-Voltage (CV) and Constant-Current (CC) Control without Secondary-Feedback Circuitry
- Green-Mode Function: Linearly-Decreasing PWM Frequency
- Fixed PWM Frequency at 50kHz with Frequency Hopping to Solve EMI Problem
- Cable Compensation in CV Mode
- Peak-Current-Mode Control in CV Mode
- Cycle-by-Cycle Current Limiting
- V<sub>DD</sub> Over-Voltage Protection with Auto Restart
- V<sub>DD</sub> Under-Voltage Lockout (UVLO)
- Gate Output Maximum Voltage Clamped at 15V
- Fixed Over-Temperature Protection with Auto Restart
- Available in the 8-Lead SOP Package

### **Applications**

- Battery chargers for cellular phones, cordless phones, PDA, digital cameras, power tools, etc.
- Replaces linear transformer and RCC SMPS

#### Description

This third-generation Primary-Side-Regulation (PSR) and highly integrated PWM controller provides several features to enhance the performance of low-power flyback converters. The proprietary topology, TRUECURRENT™, of FAN103 enables precise CC regulation and simplified circuit for battery charger applications. A low-cost, smaller and lighter charger results as compared to a conventional design or a linear transformer.

To minimize standby power consumption, the proprietary green-mode function provides off-time modulation to linearly decrease PWM frequency under light-load conditions. This green mode assists the power supply in meeting the power conservation requirement.

By using the FAN103, a charger can be implemented with few external components and minimized cost. A typical output CV/CC characteristic envelope is shown in Figure 1.






Figure 1. Typical Output V-I Characteristic

Part Number	Operating Temperature Range	Package	Packing Method			
FAN103MY	-40°C to +105°C	8-Lead, Small Outline Package (SOP-8)	Tape & Reel			

### **Ordering Information**





## **Pin Definitions**

Pin #	Name	Description
1	CS	<b>Current Sense</b> . This pin connects a current sense resistor, to detect the MOSFET current for peak-current-mode control in CV mode, and provides the output-current regulation in CC mode.
2	GATE	<b>PWM Signal Output</b> . This pin uses the internal totem-pole output driver to drive the power MOSFET. It is internally clamped below 15V.
3	VDD	<b>Power Supply</b> . IC operating current and MOSFET driving current are supplied using this pin. This pin is connected to an external $V_{DD}$ capacitor of typically $10\mu$ F. The threshold voltages for startup and turn-off are 16V and 5V, respectively. The operating current is lower than 5mA.
4	COMR	<b>Cable Compensation</b> . This pin connects a capacitance between the COMR and GND pins for compensation voltage drop due to output cable loss in CV mode.
5	VS	<b>Voltage Sense</b> . This pin detects the output voltage information and discharge time based on voltage of auxiliary winding.
6	GND	Ground
7	NC	No Connect
8	HV	High Voltage. This pin connects to bulk capacitor for high-voltage startup.

**Absolute Maximum Ratings** 

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Min.	Max.	Unit	
V <sub>HV</sub>	HV Pin Input Voltage		500	V	
V <sub>VDD</sub>	DC Supply Voltage <sup>(1)(2)</sup>		30	V	
V <sub>VS</sub>	VS Pin Input Voltage		-0.3	7.0	V
V <sub>CS</sub>	CS Pin Input Voltage		-0.3	7.0	V
V <sub>COMV</sub>	Voltage Error Amplifier Ou	tput Voltage	-0.3	7.0	V
V <sub>COMI</sub>	Current Error Amplifier Ou	tput Voltage	-0.3	7.0	V
PD	Power Dissipation (T <sub>A</sub> <50°		660	mW	
heta ja	Thermal Resistance (Junc		150	°C/W	
θ JC	Thermal Resistance (Junc		39	°C/W	
TJ	Operating Junction Tempe	rature	-40	+150	°C
T <sub>STG</sub>	Storage Temperature Ran	ge	-55	+150	°C
TL	Lead Temperature (Wave	Soldering or IR, 10 Seconds)		+260	°C
ESD	Electrostatic Discharge	Human Body Model (Except HV Pin), JEDEC-JESD22_A114		4.50	kV
ESD	Capability	Charged Device Model (Except HV Pin), JEDEC-ESD22_C101		1.25	κν

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

2. All voltage values, except differential voltages, are given with respect to GND pin.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Operating Ambient Temperature	-40	+105	°C

## **Electrical Characteristics**

Unless otherwise specified,  $V_{DD}$ =15V and  $T_A$ =25°C.

Symbol		Parameter	Conditions	Min.	Тур.	Max.	Units	
V <sub>DD</sub> Sectio	n							
V <sub>OP</sub>	Continuous	y Operating Voltage				25	V	
V <sub>DD-ON</sub>	Turn-On Th	reshold Voltage		15	16	17	V	
V <sub>DD-OFF</sub>	Turn-Off Th	reshold Voltage		4.5	5.0	5.5	V	
I <sub>DD-OP</sub>	Operating C	Current			3.2	5.0	mA	
IDD-GREEN	Green-Mode	e Operating Supply Current			0.95	1.20	mA	
$V_{\text{DD-OVP}}$	V <sub>DD</sub> Over-V	oltage Protection Level			28		V	
V <sub>DD-OVP-</sub> HYST	Hysteresis V	/oltage for V <sub>DD</sub> OVP		1.5	2.0	2.5	V	
t <sub>D-VDDOVP</sub>	V <sub>DD</sub> Over-V	oltage-Protection Debounce Time		90	200	350	μs	
HV Startup	Current So	urce Section					•	
$V_{HV-MIN}$	Minimum St	artup Voltage on HV Pin				50	V	
I <sub>HV</sub>	Supply Curr	ent Drawn from Pin HV	V <sub>DC</sub> =100V		1.2	3.0	mA	
I <sub>HV-LC</sub>	Leakage Cu	irrent after Startup	HV=500V, V <sub>DD</sub> =V <sub>DD</sub> - OFF +1V		0.5	3.0	μA	
Oscillator	Section							
£	Frequency	Center Frequency		47	50	53		
f <sub>osc</sub>		Frequency Hopping Range		±1.5	±2.0	±2.5	kHz	
t <sub>FHR</sub>	Frequency I	Hopping Period			3		ms	
f <sub>OSC-N-MIN</sub>	Minimum Fr	requency at No-Load			370		Hz	
f <sub>OSC-CM-MIN</sub>	Minimum Fr	requency at CCM			13		kHz	
f <sub>DV</sub>	Frequency V	Variation vs. V <sub>DD</sub> Deviation	V <sub>DD</sub> =10~25V		1	2	%	
f <sub>DT</sub>	Frequency Deviation	Variation vs. Temperature	T <sub>A</sub> =-40°C to +105°C			15	%	
Voltage-Er	ror-Amplifie	r Section						
V <sub>VR</sub>	Reference \	/oltage		2.475	2.500	2.525	V	
V <sub>N</sub>	Green-Mode	e Starting Voltage on EA_V	f <sub>OSC</sub> =-2kHz		2.5		V	
$V_{G}$	Green-Mode	e Ending Voltage on EA_V	f <sub>OSC</sub> =1kHz		0.5	1	V	
Voltage-Se	ense Section	1						
V <sub>BIAS-COMV</sub>	Adaptive Bia	as Voltage Dominated by $V_{COMV}$	R <sub>VS</sub> =20kΩ		1.4		V	
I <sub>tc</sub>	IC Bias Current				10		μA	
Current-Se	ense Section							
t <sub>PD</sub>	Propagation	Delay to GATE Output			90	200	ns	
t <sub>MIN-N</sub>	Minimum O	n Time at No-Load	V <sub>COMR</sub> =1V		950		ns	
V <sub>TH</sub>	Threshold V	oltage for Current Limit			0.8		V	
V <sub>TL</sub>	Threshold V 0.5V	oltage on VS Pin Smaller than			0.25		V	
	1				1			

Continued on the following page...


## Electrical Characteristics (Continued)

Unless otherwise specified,  $V_{\text{DD}}\text{=}15V$  and  $T_{\text{A}}\text{=}25^{\circ}\text{C}.$ 


Parameter	Conditions	Min.	Тур.	Max.	Units
rror-Amplifier Section		•			.1
Reference Voltage		2.475	2.500	2.525	V
npensation Section					
COMR Pin for Cable Compensation			0.85		V
ion					
Maximum Duty Cycle		70	75	80	%
Output Voltage Low	V <sub>DD</sub> =20V, Gate Sinks 10mA			1.5	V
Output Voltage High	V <sub>DD</sub> =8V, Gate Sources 1mA	5			V
Rising Time	C <sub>L</sub> =1nF		200	250	ns
Falling Time	C <sub>L</sub> =1nF		60	100	ns
Output Clamp Voltage	V <sub>DD</sub> =25V		15	18	V
perature-Protection Section					<u>.</u>
Threshold Temperature for OTP <sup>(3)</sup>			+140		°C
	ror-Amplifier Section Reference Voltage pensation Section COMR Pin for Cable Compensation on Maximum Duty Cycle Output Voltage Low Output Voltage High Rising Time Falling Time Output Clamp Voltage	Maximum Duty Cycle Voltage Low   Output Voltage High Voltage Sources 1mA   Rising Time CL=1nF   Output Clamp Voltage Voltage Sources 1mA	ror-Amplifier Section 2.475   Reference Voltage 2.475   npensation Section 2.475   COMR Pin for Cable Compensation 0   on 70   Maximum Duty Cycle 70   Output Voltage Low VDD=20V, Gate Sinks 10mA   Output Voltage High VDD=8V, Gate Sources 1mA   Rising Time CL=1nF   Falling Time CL=1nF   Output Clamp Voltage VDD=25V	7.7ror-Amplifier SectionReference Voltage2.4752.500pensation Section0.85ON0.85Maximum Duty Cycle7075Output Voltage Low $V_{DD}$ =20V, Gate Sinks 10mA0Output Voltage High $V_{DD}$ =8V, Gate Sources 1mA5Rising Time $C_L$ =1nF200Falling Time $C_L$ =1nF60Output Clamp Voltage $V_{DD}$ =25V15	Image: Normal Section   Image: Normal Section     Reference Voltage   2.475   2.500   2.525     Impensation Section   0.85   0.85   0.85     ON   Maximum Duty Cycle   0.85   0.85   0.15     Maximum Duty Cycle   70   75   80     Output Voltage Low   V <sub>DD</sub> =20V, Gate Sinks 10mA   1.5   1.5     Output Voltage High   V <sub>DD</sub> =8V, Gate Sources 1mA   5   1.5     Rising Time   C <sub>L</sub> =1nF   200   250     Falling Time   C <sub>L</sub> =1nF   60   100     Output Clamp Voltage   V <sub>DD</sub> =25V   15   18

Note:


3. When the over-temperature protection is activated, the power system enters latch mode and output is disabled.




FAN103 — Primary-Side-Regulation PWM Controller (PWM-PSR)





## **Typical Performance Characteristics**














## **Functional Description**

Figure 21 shows the basic circuit diagram of a primaryside regulated flyback converter with typical waveforms shown in Figure 22. Generally, discontinuous conduction mode (DCM) operation is preferred for primary-side regulation since it allows better output regulation. The operation principles of DCM flyback converter are as follows:

During the MOSFET on time ( $t_{ON}$ ), input voltage ( $V_{DL}$ ) is applied across the primary-side inductor ( $L_m$ ). Then, MOSFET current ( $I_{ds}$ ) increases linearly from zero to the peak value ( $I_{pk}$ ). During this time, the energy is drawn from the input and stored in the inductor.

When the MOSFET is turned off, the energy stored in the inductor forces the rectifier diode (D) to be turned on. While the diode is conducting, the output voltage (V<sub>o</sub>), together with diode forward voltage drop (V<sub>F</sub>), are applied across the secondary-side inductor ( $L_m \times N_s^2 / N_p^2$ ) and the diode current (I<sub>D</sub>) decreases linearly from the peak value (I<sub>pk</sub>×N<sub>p</sub>/N<sub>s</sub>) to zero. At the end of inductor current discharge time (t<sub>DIS</sub>), all the energy stored in the inductor has been delivered to the output.

When the diode current reaches zero, the transformer auxiliary winding voltage  $(V_w)$  begins to oscillate by the resonance between the primary-side inductor  $(L_m)$  and the effective capacitor loaded across MOSFET.

During the inductor current discharge time, the sum of output voltage and diode forward-voltage drop is reflected to the auxiliary winding side as  $(V_o+V_F) \times N_a/N_s$ . Since the diode forward-voltage drop decreases as current decreases, the auxiliary winding voltage reflects the output voltage best at the end of diode conduction time, where the diode current diminishes to zero. Thus, by sampling the winding voltage at the end of the diode conduction time, the output voltage information can be obtained. The internal error amplifier for output voltage regulation (EA\_V) compares the sampled voltage with internal precise reference to generate error voltage (V<sub>COMV</sub>), which determines the duty cycle of the MOSFET in CV mode.

Meanwhile, the output current can be estimated using the peak drain current and inductor current discharge time since output current is same as average of the diode current in steady state.

The output current estimator picks up the peak value of the drain current with a peak detection circuit and calculates the output current using the inductor discharge time ( $t_{DIS}$ ) and switching period ( $t_s$ ). This output information is compared with internal precise reference to generate error voltage ( $V_{COMI}$ ), which determines the duty cycle of the MOSFET in CC mode. With Fairchild's innovative technique TRUECURRENT<sup>TM</sup>, constant current (CC) output can be precisely controlled.

Among the two error voltages,  $V_{COMV}$  and  $V_{COMI}$ , the small one determines the duty cycle. Therefore, during constant voltage regulation mode,  $V_{COMV}$  determines the duty cycle while  $V_{COMI}$  is saturated to HIGH. During constant current regulation mode,  $V_{COMI}$  determines the duty cycle while  $V_{COMV}$  is saturated to HIGH.





Figure 21. Simplified PSR Flyback Converter Circuit



#### **Cable Voltage Drop Compensation**

When it comes to cellular phone charger applications, the battery is located at the end of cable, which causes, typically, several percentage of voltage drop on the actual battery voltage. FAN103 has a built-in cable voltage drop compensation, which provides a constant output voltage at the end of the cable over the entire load range in CV mode. As load increases, the voltage drop across the cable is compensated by increasing the reference voltage of voltage regulation error amplifier.

### **Operating Current**

The operating current in FAN103 is as small as 3.2mA. The small operating current results in higher efficiency and reduces the V<sub>DD</sub> hold-up capacitance requirement. Once FAN103 enters deep-green mode, the operating current is reduced to 0.95mA, assisting the power supply in meeting power conservation requirements.

#### **Green-Mode Operation**

The FAN103 uses voltage regulation error amplifier output ( $V_{COMV}$ ) as an indicator of the output load and modulates the PWM frequency, as shown in Figure 23. The switching frequency decreases as load decreases. In heavy load conditions, the switching frequency is fixed at 50kHz. Once  $V_{COMV}$  decreases below 2.5V, the PWM frequency linearly decreases from 50kHz. When FAN103 enters into deep-green mode, the PWM frequency is reduced to a minimum frequency of 370Hz, gaining power saving to help meet international power conservation requirements.





Figure 24. Switching Frequency in Green Mode


### **Frequency Hopping**

EMI reduction is accomplished by frequency hopping, which spreads the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. FAN103 has an internal frequency hopping circuit that changes the switching frequency between 47kHz and 53kHz with a period, as shown in Figure 24.



### High-Voltage Startup

Figure 25 shows the HV-startup circuit for FAN103 applications. The HV pin is connected to the line input or bulk capacitor through a resistor,  $R_{START}$  (100k $\Omega$  is recommended). During startup, the internal startup circuit in FAN103 is enabled. Meanwhile, line input supplies the current,  $I_{STARTUP}$ , to charge the hold-up capacitor,  $C_{DD}$ , through  $R_{START}$ . When the  $V_{DD}$  voltage reaches  $V_{DD-ON}$ , the internal startup circuit is disabled, blocking  $I_{STARTUP}$  from flowing into the HV pin. Once the IC turns on,  $C_{DD}$  is the only energy source to supply the IC consumption current before the PWM starts to switch. Thus,  $C_{DD}$  must be large enough to prevent  $V_{DD}$  from dropping to  $V_{DD-OFF}$  before the power can be delivered from the auxiliary winding.



#### **Under-Voltage Lockout (UVLO)**

The turn-on and turn-off thresholds are fixed internally at 16V and 5V, respectively. During startup, the hold-up capacitor must be charged to 16V through the startup resistor to enable the FAN103. The hold-up capacitor continues to supply  $V_{DD}$  until power can be delivered from the auxiliary winding of the main transformer.  $V_{DD}$  is not allowed to drop below 5V during this startup process. This UVLO hysteresis window ensures that hold-up capacitor properly supplies  $V_{DD}$  during startup.

#### Protections

The FAN103 has several self-protection functions, such as Over-Voltage Protection (OVP), Over-Temperature Protection (OTP), and Pulse-by-Pulse Current limit. All the protections are implemented as auto-restart mode. Once an abnormal condition occurs, switching is terminated and the MOSFET remains off, causing V<sub>DD</sub> to drop. When V<sub>DD</sub> drops to the V<sub>DD</sub> turn-off voltage of 5V, the internal startup circuit is enabled again, then the supply current drawn from HV pin charges the hold-up capacitor. When V<sub>DD</sub> reaches the turn-on voltage of 16V, FAN103 resumes normal operation. In this manner, the auto-restart alternately enables and disables the switching of the MOSFET until the abnormal condition is eliminated (see Figure 26).




Figure 27. Auto Restart Operation

### **V**<sub>DD</sub> Over-Voltage Protection (OVP)

 $V_{\text{DD}}$  over-voltage protection prevents damage from overvoltage conditions. If the  $V_{\text{DD}}$  voltage exceeds 28V at open-loop feedback condition, OVP is triggered and the PWM switching is disabled. The OVP has a de-bounce time (typically 200µs) to prevent false triggering due to switching noises.

#### **Over-Temperature Protection (OTP)**

The built-in temperature-sensing circuit shuts down PWM output if the junction temperature exceeds 140°C.

#### Pulse-by-pulse Current Limit

When the sensing voltage across the current sense resistor exceeds the internal threshold of 0.8V, the MOSFET is turned off for the remainder of switching cycle. In normal operation, the pulse-by-pulse current limit is not triggered since the peak current is limited by the control loop.

#### Leading-Edge Blanking (LEB)

Each time the power MOSFET switches on, a turn-on spike occurs at the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. Conventional RC filtering can be omitted. During this blanking period, the currentlimit comparator is disabled and cannot switch off the gate driver.

#### **Gate Output**


The FAN103 output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 15V Zener diode to protect power MOSFET transistors against undesired over-voltage gate signals.

#### **Built-in Slope Compensation**

The sensed voltage across the current sense resistor is used for current mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillations due to peak-current mode control. The FAN103 has a synchronized, positive-slope ramp built-in at each switching cycle.

#### **Noise Immunity**

Noise from the current sense or the control signal can cause significant pulse-width jitter, particularly in continuous-conduction mode. While slope compensation helps alleviate these problems, further precautions should still be taken. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FAN103, and increasing the power MOS gate resistance is advised.



Typical Application Circuit (Primary-Side-Regulated Flyback Charger)

FAN103 — Primary-Side-Regulation PWM Controller (PWM-PRS)





Figure 30. Bobbin Winding Diagram


#### Notes:

- When W4R's winding is reversed winding, it must wind one layer. 4.
- When W2 is winding, put 1 layer tape after wind first layer. 5.

NO	TERM	IINAL	MIDE	Ta	INSULATION	BARRIER	
NO	S	F	WIRE	Ts	Ts	Primary	Seconds
W1	4	5	2UEW 0.23*2	15	2		
				40	1		
W2	3	1	2UEW 0.17*1	40	0		
				37	2		
W3	1		COPPER SHIELD	1.2	3	V	
W4R	7	9	TEX-E 0.6*1	9	3		
			CORE ROUNDING TAPE		3		

	Pin	Specification	Remark
Primary-Side Inductance	1-3	1.75mH ± 5%	100kHz, 1V
Primary-Side Effective Leakage	1-3	80μH ± 5%	Short one of the secondary windings





\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		