



DAC7528

CMOS Dual 8-Bit Buffered Multiplying DIGITAL-TO-ANALOG CONVERTER

FEATURES

- DOUBLE BUFFERED DATA LATCHES
- SINGLE 5V SUPPLY OPERATION
- ±1/2 LSB LINEARITY
- FOUR-QUADRANT MULTIPLICATION
- DACs MATCHED TO 1%

APPLICATIONS


- **DIGITALLY CONTROLLED FILTERS**
- DISK DRIVES
- AUTO CALIBRATION
- MOTOR CONTROL SYSTEMS
- PROGRAMMABLE GAIN/ATTENUATION
- X-Y GRAPHICS

DESCRIPTION

The DAC7528 contains two, 8-bit multiplying digital-to-analog converters (DACs). Separate on-chip latches hold the input data for each DAC to allow easy interface to microprocessors.

Each DAC operates independently with separate reference input pins and internal feedback resistors. Excellent converter-to-converter matching is maintained.

The DAC7528 operates from a single +5V power supply. The inputs are TTL-compatible. Package options include 20-pin plastic DIP and SOIC.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85766

Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL


At $V_{DD} = +5V$; $V_{REFA\ B} = +10V$; $I_{OUT} = GND = 0V$: $T = Full\ Temperature\ Range\ specification\ under\ Absolute\ Maximum\ Ratings\ unless\ otherwise\ noted.$

			'	DAC7528I	P, U	D.A	C7528PE	3, UB	1
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC ACCURACY (1)			1			1	1	 	
	l		8	ļ		8	1		Bits
Resolution	N		l °		l	l °	ł		
Relative Accuracy	INL		ŀ	}	±1		-	±1/2	LSB
Differential Nonlinearity	DNL	Guaranteed Monolithic over Temp			±1	l .		±1/2	LSB
FS Gain Error (2)		$T_A = +25^{\circ}C$		1	±2	1	İ	±1	LSB
7 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		$T_A = T_{MIN}$ to T_{MAX}			±4	1		±2	LSB
O T (2)(2)		A = IMIN TO IMAX		م، ا	ì	l			1
Gain Tempco (2)(3)	÷			±2	±35	ł	-	-	ppm/°(
Supply Rejection	PSR	$\Delta V_{DD} = \pm 5\%, T_A = +25^{\circ}C$		0.001	0.01	1	_	-	%FSR/
	ĺ	$T_A = T_{MIN}$ to T_{MAX}		0.001	0.01	1	-		%FSR/
Output Leakage Current (OUTA)	ļ	$DACA = 00_{16} T_A = +25^{\circ}C$		1	±50	ı		l –	пA
output zoustago outront (oo irt)			1	1	±200	l		l _	nA
Outside London Court (OUTR)		$T_A = T_{MIN}$ to T_{MAX}		1	t			-	I .
Output Leakage Current (OUTB)		DACB = 00 ₁₆ T _A = +25°C			±50			-	nA
	1	$T_A = T_{MIN}$ to T_{MAX}			±200			1	nΑ
REFERENCE INPUT								1	
	l	04 M				i			
Input Resistance	l	(V _{REFA} , V _{REFB})	8	10	15	-	-	_	kΩ
Input Resistance Match		(V_{REFA}, V_{REFB})			±1			_	%
DWIANO PEDEADMANOE			 			 	 	ļ	
DYNAMIC PERFORMANCE (4)	l					ı		l	
Output Current Settling Time to 1/2 LS	В	Enable Pins Low T _A = +25°C			180	}		-	ns
-		Load = $100\Omega/13pF$, $T_A = T_{MIN}$ to T_{MAX}			200	I	1	_	пѕ
Digital-to-Analog Propagation Delay		Enable Pins Low T _a = +25°C	l		80	1	1	l _	ns
						I		_	
to 90% of Output		Load = $100\Omega/13pF$, $T_A = T_{MIN}$ to T_{MAX}	I		100	i	1	-	ns
Digital-to-Analog Impulse			l	125			-		nVs
AC Feedthrough		V _{BEFA} = 20Vpp Sinewave, T _A = +25°C		1	-70				dB
(V _{REFA} to OUTA)		$100kHz$, $V_{REFB} = 0V$, $T_A = T_{MIN}$ to T_{MAX}		ĺ	-65		ł	1	dB
				ļ			ŀ	1	dB
AC Feedthrough		$V_{REFA} = 20Vpp$ Sinewave, $T_A = +25^{\circ}C$			-70		ŀ		
(V _{REFB} to OUTB)		100kHz, $V_{REFB} = 0V$, $T_A = T_{MIN}$ to T_{MAX}			65	l	İ	Ì	dB
Channel-to-Channel Isolation		V _{BEFA} = 20Vpp Sinewave, 100kHz,		-90			_		dΒ
(V _{BEFA} to OUTB)		V _{RFFR} = 0V, Both DACs = FF ₁₆	1					1	-
]						dB
Channel-to-Channel Isolation		V _{REFB} = 20Vpp Sinewave 100kHz,	l	<u> </u>			-	J	aв
(V _{REFB} to OUTA)		$V_{REFA} = 0V$, Both DACs = FF_{16}		! .					
Digital Crosstalk	M	easured With Code Transition 0016 to F	I	30			_	1	nVs
Harmonic Distortion	THD	V _{IN} = 6Vrms at 1kHz	l [™]	-85			_		dB
		IN THE STATE OF TH							
ANALOG OUTPUTS (4)						ļ			
OUTA capacitance	COUTA	DAC = 00 ₁₆			50	ł	i	-	рF
	0017	DAC = FF ₁₆			120	l	ł	l I	pF
OUTP conscitones	_	$DAC = 00_{16}$			50	!			pF
OUTB capacitance	Соитв					1		-	
		DAC = FF ₁₆			120			_	pF
DIGITAL INPUTS				i i					
	,		2.4						٧
Input High Voltage	V _{IH}		2.4	!					
Input Low Voltage	V _⊩				8.0				٧
Input Current	l _{in}	T ₄ = +25°C		1	±1			-	μΑ
·	""	$T_A = T_{MIN}$ to T_{MAX}		l f	±10			_	μA
Input Capacitance (4)	C _{IN}	All Digital Inputs			10			_	pF
<u> </u>	O _{IN}	7 iii Digital Inpato							P.
POWER REQUIREMENTS								l i	
Supply Current	l _{po}	Digital Inputs = V_{H} or V_{II} , T_{A} = +25°C			1			_ [mΑ
capping comment	-00	$T_A = T_{MIN}$ to T_{MAX}			1			_	mA
					-				
		Digital Inputs = 0V or V_{DD} , $T_A = +25^{\circ}C$		1	100			_	μΑ
	1	$T_A = T_{MIN}$ to T_{MAX}			500			- 1	μΑ
SWITCHING CHARACTERISTICS (10	Nº/ tootod\								
,		• •	25.5						
Chip Select To Write Setup Time	t _{cs}	$T_A = +25^{\circ}C$	200			-			ns
		$T_A = T_{MIN}$ to T_{MAX}	230			-			ns
Chip Select To Write Hold Time	t _{ch}	T ₄ = +25°C	20			_			ns
	™		30			_			пѕ
DAG Colon To Well Colon Ti	.	$T_A = T_{MIN}$ to T_{MAX}				_			
DAC Select To Write Setup Time	t _{AS}	T _A = +25°C	200			-		l	ns
	l	$T_A = T_{Min}$ to T_{Max}	230			-		ı	ns
DAC Select To Write Hold Time	t _{AH}	T ₄ = +25°C	20			_		İ	ns
	-AH		30	İ					
		$T_A = T_{MIN}$ to T_{MAX}				-		I	ns
Marine Davide - Medicine		T₄ = +25°C	180	l		- 1		l l	ns
Write Pulse Width	t _{wr}	~							
Write Pulse Width	t _{wr}	$T_A = T_{MIN}$ to T_{MAX}	200	ļ		- 1			กร
		$T_A = T_{MIN}$ to T_{MAX}	- 1			-			
Write Pulse Width Data Setup Time	t _{os}	$T_A = T_{MIN}$ to T_{MAX} $T_A = +25^{\circ}C$	110			- -			ns
		$T_A = T_{MIN}$ to T_{MAX}	- 1			- - -			

NOTES: (1) Specifications apply to both DACs. (2) Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V_{REF} . (3) Guaranteed, but not tested. (4) These characteristics are for design guidance only and are not subject to test.



DICE INFORMATION



PAD	FUNCTION	PAD	FUNCTION	PAD	FUNCTION
1	V _{DD}	8	R _{FB A}	15	DB4
2	V _{REF B}	9	V _{REF B}	16	DB3
3	R _{FBB}	10	DGND	17	DB2
4	OUTB	11	DAC A/DAC B	18	DB1
5	AGNDB	12	DB7	19	DB0
6	AGNDA	13	DB6	20	cs
7	OUTA	14	DB5	21	WR

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	104 x 124	2.6 x 3.1
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10

See "DICE PRODUCTS" Appendix C in Burr-Brown IC Data Book, or contact factory for current information.

DAC7528 TOPOGRAPHY

ELECTRICAL, (DICE)

At V_{DD} = +5V; V_{REFA,B} = +10V; l_{QUT} = GND = 0V: T = Full Temperature Range specification under Absolute Maximum Ratings unless otherwise noted.

				DAC7528AD		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY®						
Resolution	l N		8			Bits
Relative Accuracy	INL		1		±1	LSB
Differential Nonlinearity	DNL	Guaranteed Monolithic Over Temp		1	±1	LSB
FS Gain Error (2)	1	T _A = +25°C			±2	LSB
	I .	$T_A = T_{MIN}$ to T_{MAX}		1	±4	LSB
Gain Tempco (2, 3)	1 1			±2	±35	ppm/°C
Supply Rejection	PSR	$\Delta V_{DD} = \pm 5\%, T_A = +25^{\circ}C$	ł	0.001	0.01	%FSR/%
	1	$T_A = T_{MIN}$ to T_{MAX}		0.001	0.01	%FSR/%
Output Leakage Current (OUTA)	1 1	DACA = 00 ₁₆ T _A = +25°C			±50	nA
		$T_A = T_{MIN}$ to T_{MAX}	ì	İ	±200	nA
Output Leakage Current (OUTB)	1	DACB = $00_{16} T_A = +25^{\circ}C$		ł	±50	nA
		$T_A = T_{MIN}$ to T_{MAX}			±200	nA
REFERENCE INPUT			1		l	1
Input Resistance		(V _{REF A} , V _{REF B})	8	10	15	kΩ
Input Resistance Match		(V _{REF A} , V _{REF B})	1	}	±1	%

NOTES: (1) Specifications apply to both DACs. (2) Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V_{REF}. (3) Guaranteed, but not tested. (4) These characteristics are for design guidance only and are not subject to test.

PACKAGE INFORMATION(1)


MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC7528P	8-Pin Plastic DIP	222
DAC7528PB	8-Pin Plastic DIP	222
DAC7528U	8-Pin SOIC	221
DAC7528UB	8-Pin SOIC	221
DAC7528AD	Die	_

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	INL	PACKAGE	TEMPERATURE RANGE
DAC7528P	±1LSB	8-Pin Plastic DIP	-40°C to +85°C
DAC7528PB	±1/2LSB	8-Pin Plastic DIP	-40°C to +85°C
DAC7528U	±1LSB	8-Pin SOIC	-40°C to +85°C
DAC7528UB	±1/2LSB	8-Pin SOIC	-40°C to +85°C
DAC7528AD	±1LSB	Die	0°C to +70°C

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	0V, +7V
V _{REFA 8} to GND	±25V
R _{FAB} to GND	±25V
Digital Input Voltage Range	–0.3V to V _{DD}
Output Voltage (pins 2, 20)	0.3V to V _{DD}
Operating Temperature Range U,P	40°C to +85°C
DICE	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
θ _{JA} U package	105°C/W
P package	85°C/W
θ _{JC} U package	60°C/W
P package	35°C/W

NOTES: $\theta_{\rm JA}$ is specified for worst case mounting conditions, i.e., $\theta_{\rm JA}$ is specified for device in socket for PDIP package.

CAUTION: (1) Do not apply voltages higher than $V_{\rm DD}$ or less than GND potential on any terminal except $V_{\rm REFA,B}$ (pins 4 and 18) and $R_{\rm FBA,B}$ (pins 3 and 19). (2) The digital control inputs are zener-protected: however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. (3) Use proper anti-static handling procedures. (4) Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

WRITE CYCLE TIMING DIAGRAM



MODE SELECTION TABLE

measurement reference level is $(V_{IH} + V_{IL})/2$.

DAC A/DAC B	cs	WR	DAC A	DAC B
L	L	L	WRITE	HOLD
lн	L	L	HOLD	WRITE
х	н	x	HOLD	HOLD
x	x	н	HOLD	HOLD



ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.


Digital Inputs: All digital inputs of the DAC7528 incorporate on-chip ESD protection circuitry. This protection is designed and has been tested to withstand five 2500V positive and negative discharges (100pF in series with 1500 Ω) applied to each digital input.

Analog Pins: Each analog pin has been tested to Burr-Brown's analog ESD test consisting of five 1000V positive and negative discharges (100pF in series with 1500 Ω) applied to each pin. $R_{FB\,A}$, $V_{REF\,A}$, $R_{FB\,B}$, and $V_{REF\,B}$ show some sensitivity.

TYPICAL PERFORMANCE CURVES

At $V_{DD} = +5V$; $V_{REFA,B} = +10V$; $I_{OUT} = GND = 0V$: T = Full Temperature Range Specification under Absolute Maximum Ratings unless otherwise noted.







DISCUSSION OF SPECIFICATIONS

RELATIVE ACCURACY

This term, also known as end point linearity or integral linearity, describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line, after zero and full scale errors have been adjusted to zero.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1LSB change in the output when the input code changes by 1LSB. A differential nonlinearity specification of 1LSB maximum guarantees monotonicity.

GAIN ERROR

Gain error is the difference between the full-scale DAC output and the ideal value. The ideal full scale output value for the DAC7528 is $-(255/256)V_{REF}$. Gain error may be adjusted to zero using external trims as shown in Figure 4.

OUTPUT LEAKAGE CURRENT

The current which appears at $I_{\text{OUT A}}$ and $I_{\text{OUT B}}$ with the DAC loaded with all zeros.

OUTPUT CAPACITANCE

The parasitic capacitance measured from $I_{\text{OUT A}}$ or $I_{\text{OUT B}}$ to AGND.

CHANNEL-TO-CHANNEL ISOLATION

The AC output error due to capacitive coupling from DAC A to DAC B or DAC B to DAC A.

AC FEEDTHROUGH ERROR

The AC output error due to capacitive coupling from V_{REF} to I_{OUT} with the DAC loaded with all zeros.

OUTPUT CURRENT SETTLING TIME

The time required for the output current to settle to within $\pm 0.195\%$ of final value for a full scale step.

DIGITAL-TO-ANALOG IMPULSE

The integrated area of the glitch pulse measured in nanovoltseconds. The key contributor to digital-to-analog glitch is charge injected by digital logic switching transients.

DIGITAL CROSSTALK

Glitch impulse measured at the output of one DAC but caused by a full scale transition on the other DAC. The integrated area of the glitch pulse is measured in nanovoltseconds.

CIRCUIT DESCRIPTION

Figure 1 shows a simplified schematic of one half of a DAC7528. The current from the $V_{REF\ A}$ pin is switched between $I_{OUT\ A}$ and AGND by 8 single-pole double-throw CMOS switches. This maintains a constant current in each leg of the ladder regardless of the input code. The input resistance at $V_{REF\ A}$ is therefore constant and can be driven by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to $\pm 20V$.




FIGURE 1. Equivalent Circuit for DAC A.

A CMOS switch transistor, included in series with the ladder terminating resistor and in series with the feedback resistor, $R_{\rm FB\ A}$, compensates for the temperature drift of the ON resistance of the ladder switches.

Figure 2 shows an equivalent circuit for DAC A. C_{OUT} is the output capacitance due to the N-channel switches and varies from about 30pF to 70pF with digital input code. The current source I_{LKG} is the combination of surface and junction leakages to the substrate. I_{LKG} approximately doubles every 10°C. R_O is the equivalent output resistance of the D/A and it varies with input code.




FIGURE 2. Simplified Circuit Diagram for DAC A.

INSTALLATION

ESD PROTECTION

All digital inputs of the DAC7528 incorporate on-chip ESD protection circuitry. This protection is designed to withstand 2.5kV (using the Human Body Model, 100pF and 1500 Ω). However, industry standard ESD protection methods should be used when handling or storing these components. When not in use, devices should be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket potential before devices are removed.

POWER SUPPLY CONNECTIONS

The DAC7528 is designed to operate on $V_{DD} = +5V \pm 10\%$. For optimum performance and noise rejection, power supply decoupling capacitors C_D should be added as shown in the application circuits. These capacitors (1µF tantalum recommended) should be located close to the D/A. AGND and DGND should be connected together at one point only, preferably at the power supply ground point. Separate returns minimize current flow in low-level signal paths if properly connected. Output op amp analog common (+ input) should be connected as near to the AGND pin of the DAC7528 as possible.

WIRING PRECAUTIONS

To minimize AC feedthrough when designing a PC board, care should be taken to minimize capacitive coupling between the V_{REF} lines and the I_{OUT} lines. Similarly, capacitive coupling between DACs may compromise the channel-to-channel isolation. Coupling from any of the digital control or data lines might degrade the glitch and digital crosstalk performance. Solder the DAC7528 directly into the PC board without a socket. Sockets add parasitic capacitance (which can degrade AC performance).

AMPLIFIER OFFSET VOLTAGE

The output amplifier used with the DAC7528 should have low input offset voltage to preserve the transfer function linearity. The voltage output of the amplifier has an error component which is the offset voltage of the op amp multiplied by the "noise gain" of the circuit. This "noise gain" is equal to (R_F/R_O+1) where R_O is the output impedance of the D/A I_{OUT} terminal and R_F is the feedback network impedance. The non-linearity occurs due to the output impedance varying with code. If the 0 code case is excluded (where R₀ = infinity), the R_O will vary from R to 3R providing a "noise gain" variation between 4/3 and 2. In addition, the variation of R₀ is non-linear with code, and the largest steps in R₀ occur at major code transitions where the worst differential non-linearity is also likely to be experienced. The nonlinearity seen at the amplifier output is $2V_{OS} - 4V_{OS}/3 =$ 2V_{os}/3. Thus, to maintain good non-linearity the op amp offset should be much less than 1/2LSB.

UNIPOLAR CONFIGURATION

Figure 3 shows DAC7528 in a typical unipolar (two-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table I. The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, or a dual amplifier such as the OPA2107. C1 and C2 provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier.




FIGURE 3. Unipolar Configuration 2 Quadrant Multiplica-


If an application requires the D/A to have zero gain error, the circuit shown in Figure 4 may be used. Resistors R2 and R4 induce a positive gain error greater than worst-case initial negative gain error. Trim resistors R1 and R3 provide a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by R2 and R4.

BIPOLAR CONFIGURATION

Figure 5 shows the DAC7528 in a typical bipolar (four-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table II.

The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, a dual amplifier such as the OPA2107, or a quad amplifier like the OPA404. C1 and C2 provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier. The bipolar offset resistors R1–R3 and R4–R6 should be ratio-matched to 0.195% to ensure the specified gain error performance.

APPLICATION INFORMATION



O VIN	В		
FIGURE 4. Unipol	ar Configuration	with Gain	Trim.

DATA INPUT	ANALOG OUTPUT
MSB↓ ↓ LSB	
1111 1111	-V _{REF} (255/256)
1000 0000	$-V_{REF}$ (255/256) = $-1/2V_{REF}$
0000 0001	-V _{REF} (1/256)
0000 0000	ov

TABLE I. Unipolar Output Code.

DATA INPUT	ANALOG OUTPUT
MSB↓ ↓ LSB	
1111 1111	+V _{REF} (127/128)
1000 0001	+V _{REF} (1/128)
1000 0000	οV
0111 1111	-V _{BEE} (1/128)
0000 0000	-V _{REF} (127/128)

TABLE II. Bipolar Output Code.






FIGURE 5. Bipolar Configuration 4 Quadrant Multiplication.

APPLICATIONS CIRCUIT: 8-BIT PLUS SIGN DAC




MECHANICALS




	INC	JEC	RAU L IR.	ETERS
L				
DIM	MIN	MAX	MIN	MAX
A (3)	- .	.210	_	5.33
A: (3)	.015	I	0.38	-
A ₂	.115	.195	2.92	4.95
В	.014	.022	0.36	0.56
B ₁	.045	.070	1.14	1.78
С	.008	.015	0.20	0.38
D (4)	.348	.430	8.84	10.92
D ₁	.005		0.13	_
E (5)	.300	.325	7.62	8.26
E1 (4)	.240	.280	6.10	7.11
е	.100 E	SASIC	2.54 B	ASIC
ea (5)	.300 E	BASIC	7.63 B	ASIC
ев ⁽⁶⁾	_	.430	_	10.92
F (3)	.115	.160	2.92	4.06
N _(i)	8	3	8	

(1) Controlling dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control.

- (2) Dimensioning and tolerancing per ANSI Y14.5M-1982.
- (3) Dimensions A, A₁, and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- (4) D and Er dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
- (5) E and eA measured with the leads constrained to be perpendicular to plane T.
- (6) eB is measured at the lead tips with the leads unconstrained.
- (7) N is the maximum number of terminal positions.
- (8) Corner leads (1, 4, 5, and 8) may be configured as shown in Figure 2.
- (9) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.





	INCHES		MILLIMETERS	
DIM	MIN	MAX	MłN	MAX
Α	.054	.068	1.37	1.73
A1	.004	.009	0.10	0.23
В	.014	.019	0.36	0.48
c	.008	.0098	0.20	0.25
Δ	.189	.196	4.80	4.98
Е	.150	.157	3.81	3.99
e	.050 BASIC		1.27 BASIC	
H	.229	.244	5.82	6.20
h	.010	.019	0.25	0.48
L	.016	.050	0.41	1.27
N	8		8	
α	0°	8°	°	8°

NOTES:

- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (.086 in.)
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the cross-hatched area.
- "L" is the length of the terminal for soldering to a substrate.
- 5. "N" is the number of terminal positions.