

12-Bit Serial Input Multiplying CMOS D/A Converter

DAC8043

FEATURES

12-Bit Accuracy in an 8-Pin Mini-DIP
Fast Serial Data Input
Double Data Buffers
Low ±1/2 LSB Max INL and DNL
Max Gain Error: ±1 LSB
Low 5 ppm/°C Max Tempco
ESD Resistant
Low Cost
Available in Die Form

APPLICATIONS
Autocalibration Systems
Process Control and Industrial Automation
Programmable Amplifiers and Attenuators
Digitally-Controlled Filters

GENERAL DESCRIPTION


The DAC8043 is a high accuracy 12-bit CMOS multiplying DAC in a space-saving 8-pin mini-DIP package. Featuring serial data input, double buffering, and excellent analog performance, the DAC8043 is ideal for applications where PC board space is at a premium. Also, improved linearity and gain error performance permit reduced parts count through the elimination of trimming components. Separate input clock and load DAC control lines allow full user control of data loading and analog output.

The circuit consists of a 12-bit serial-in, parallel-out shift register, a 12-bit DAC register, a 12-bit CMOS DAC, and control logic. Serial data is clocked into the input register on the rising edge of the CLOCK pulse. When the new data word has been clocked in, it is loaded into the DAC register with the $\overline{\rm LD}$ input pin. Data in the DAC register is converted to an output current by the D/A converter.

The DAC8043's fast interface timing may reduce timing design considerations while minimizing microprocessor wait states. For applications requiring an asynchronous CLEAR function or more versatile microprocessor interface logic, refer to the PM-7543.


Operating from a single +5 V power supply, the DAC8043 is the ideal low power, small size, high performance solution to many application problems. It is available in plastic and cerdip packages that are compatible with auto-insertion equipment.

FUNCTIONAL BLOCK DIAGRAM




PIN CONNECTIONS

8-Pin Epoxy DIP (P-Suffix) 8-Pin Cerdip (Z-Suffix)



16-Lead Wide-Body SOL (S-Suffix)



REV. C

 $\begin{array}{l} \textbf{DAC8043-SPECIFICATIONS} \\ \textbf{ELECTRICAL CHARACTERISTICS} & (@V_{DD}=+5\ \text{V};\ V_{REF}=+10\ \text{V};\ I_{OUT}=\text{GND}=0\ \text{V};\ T_A=\text{Full Temperature Range} \\ \text{specified under Absolute Maximum Ratings unless otherwise noted)}. \end{array}$

Parameter	Symbol	Conditions	Min	DAC8043 Typ	Max	Units
STATIC ACCURACY	-		+			
Resolution	N		12			Bits
Nonlinearity	INL	DAC8043A/E/G			±1/2	LSB
(Note 1)		DAC8043F			1	LSB
Differential Nonlinearity	DNL	DAC8043A/E			±1/2	LSB
(Note 2)		DAC8043F/G			±1	LSB
Gain Error	$G_{ m FSE}$	$T_A = +25^{\circ}C$				
(Note 3)	FOL	DAC8043A/E			1	LSB
· · · · · · · · · · · · · · · · · · ·		DAC8043F/G			2	LSB
		T_A = Full Temperature Range				
		All Grades			2	LSB
Gain Tempco						
(Δ Gain/Δ Temp)	TC_{GFS}				±5	ppm/°C
(Note 5)	2 Grs					PP
Power Supply						
Rejection Ratio	PSRR	$\Delta V_{\rm DD} = \pm 5\%$		± 0.0006	±0.002	%/%
(Δ Gain/ Δ V _{DD})	1 Diviv	ΔVDD - ±3/0		±0.0000	±0.00≈	701 70
Output Leakage Current	I_{LKG}	$T_A = +25^{\circ}C$			±5	nA
(Note 4)	1LKG	$T_A = +23$ C $T_A = Full$ Temperature Range			±3	11/4
(INDIE 4)		DAC8043A			±100	nA
		DAC8043A DAC8043E/F/G			±100 ±25	
Zero Scale Error	т					nA LSB
	I_{ZSE}	$T_A = +25^{\circ}C$			0.03	LSD
(Notes 7, 12)		T _A = Full Temperature Range			0.01	T CD
		DAC8043A			0.61	LSB
T 15 11		DAC8043E/F/G			0.15	LSB
Input Resistance	D.		_	4.4	4 =	10
(Note 8)	R _{IN}		7	11	15	kΩ
AC PERFORMANCE						
Output Current						
Settling Time	t _S	$T_A = +25^{\circ}C$		0.25	1	μs
(Notes 5, 6)	.5	-A				r
, ,		$V_{REF} = 0 V$				
Digital to Analog		I_{OUT} Load = 100 Ω				
		$C_{\text{EXT}} = 13 \text{ pF}$		2	20	nVs
Glitch Energy	Q			۵	۵0	11 V S
(Note 5, 10)		DAC Register Loaded Alternately with				
		All 0s and All 1s				
Feedthrough Error		$V_{REF} = 20 \text{ V p-p } @ \text{ f} = 10 \text{ kHz}$				
$(V_{REF} \text{ to } I_{OUT})$	FT	Digital Input = 0000 0000 0000		0.7	1	mV p-p
(Note 5, 11)		$T_A = +25^{\circ}C$				
Total Harmonic Distortion	THD	V _{REF} = 6 V rms @ 1 kHz		-85		dB
(Note 5)		DAC Register Loaded with All 1s				
Output Noise Voltage Density		10 Hz to 100 kHz between R _{FB} and I _{OUT}			17	nV/\sqrt{Hz}
	e _n	10 112 to 100 ki iz between kFB and 100T			17	11 V / V11Z
(Note 5, 13)						
DIGITAL INPUTS						
Digital Input						
HIGH	V_{IN}		2.4			V
Digital Input	- 114					-
LOW	V_{IL}				0.8	V
		V OVA- FV				
Input Leakage Current	I_{IL}	$V_{IN} = 0 \text{ V to } +5 \text{ V}$			±1	μΑ
(Note 9)						
Input Capacitance	C_{IN}	$V_{IN} = 0 V$			8	pF
(Note 5, 11)						_
-						
ANALOG OUTPUTS						_
Output Capacitance	C_{OUT}	Digital Inputs = V_{IH}			110	pF
(Note 5)		Digital Inputs = V_{IL}			80	pF

-2-

				DAC8043		
Parameter	Symbol	Conditions	Min	Тур	Max	Units
TIMING CHARACTERISTICS (I	NOTES 5, 14)	1				
Data Setup Time	t _{DS}	T_A = Full Temperature Range	40			ns
Data Hold Time	t _{DH}	T_A = Full Temperature Range	80			ns
Clock Pulse Width High	t _{CH}	T_A = Full Temperature Range	90			ns
Clock Pulse Width Low	t _{CL}	T _A = Full Temperature Range	120			ns
Load Pulse Width	$t_{ m LD}$	T_A = Full Temperature Range	120			ns
LSB Clock Into Input Register						
to Load DAC Register Time	t _{ASB}	T _A = Full Temperature Range	0			ns
POWER SUPPLY						
Supply Voltage	$V_{ m DD}$		4.75	5	5.25	V
Supply Current	I_{DD}	Digital Inputs = V_{IH} or V_{IL}			500	μA max
		Digital Inputs = $0 \text{ V or } V_{DD}$			100	μA max

NOTES

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

$(T_A = +25^{\circ}C)$ unless otherwise noted						
	١	noted	othorwico	unlace	- 125°C	(T

V _{DD} to GND
V_{REF} to GND
V_{RFB} to GND
Digital Input Voltage Range0.3 V to V _{DD}
Output Voltage (Pin 3)
Operating Temperature Range
AZ Versions
EZ/FZ/FP Versions40°C to +85°C
GP Version
Junction Temperature+150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 60 sec) +300°C

Package Type	θ_{JA}^*	$\theta_{ m JC}$	Units
8-Pin Hermetic DIP (Z)	134	12	°C/W
8-Pin Plastic DIP (P)	96	37	°C/W

 $^{^*\}theta_{JA}$ is specified for worst case mounting conditions, i. e., θ_{JA} is specified for device in socket for cerdip and P-DIP packages.

CAUTION

- 1. Do not apply voltages higher than V_{DD} or less than GND potential on any terminal except V_{REF} (Pin 1) and R_{FB} (Pin 2).
- 2. The digital control inputs are Zener-protected; however, permanent damage may occur on unprotected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Use proper antistatic handling procedures.
- 4. Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

ORDERING GUIDE¹

Model	Relative Accuracy	Temperature Range	Package Option
DAC8043AZ ²	±1/2 LSB	-55°C to +125°C	8-Pin Cerdip
DAC8043AZ/8832	±1/2 LSB	-55°C to +125°C	8-Pin Cerdip
DAC8043EZ	±1/2 LSB	-40°C to +125°C	8-Pin Cerdip
DAC8043FS	±1 LSB	-40°C to +85°C	16-Lead (Wide) SOL
DAC8043FZ	±1 LSB	-40°C to +85°C	8-Pin Cerdip
DAC8043FP	±1 LSB	-40°C to +85°C	8-Pin Epoxy DIP
DAC8043GP	±1/2 LSB	0°C to +70°C	8-Pin Epoxy DIP
DAC8043HP	±1 LSB	0°C to +70°C	8-Pin Epoxy DIP

REV. C -3-

 $^{^{1}\}pm 1/2$ LSB = $\pm 0.012\%$ of full scale.

²All grades are monotonic to 12-bits over temperature.

³Using internal feedback resistor.

⁴Applies to I_{OUT} ; All digital inputs = 0 V.

⁵Guaranteed by design and not tested.

 $^{^6}I_{OUT}$ Load = $100~\Omega$, C_{EXT} = 13 pF, digital input = 0 V to V_{DD} or V_{DD} to 0 V. Extrapolated to 1/2 LSB; t_S = propagation delay (t_{PD}) + 9τ where τ = measured time constant of the final RC decay.

 $^{^{7}}V_{REF} = +10 \text{ V}$, all digital inputs = 0 V.

⁸Absolute temperature coefficient is less than +300 ppm/°C.

 $^{^9}$ Digital inputs are CMOS gates; $I_{\rm IN}$ is typically 1 nA at +25 $^\circ$ C.

 $^{^{10}}V_{REF} = 0$ V, all digital inputs = 0 V to V_{DD} or V_{DD} to 0 V.

 $^{^{11}}$ All digit inputs = 0 V.

 $^{^{12}}Calculated$ from worst case R_{REF} : I_{ZSE} (in LSBs) = $(R_{REF} \times I_{LKG} \times 4096)/V_{REF}$. $^{13}Calculations$ from en = $\sqrt{4K\ TRB}$ where: K = Boltzmann constant, $J/^{\circ}K$, R = resistance, Ω , T = resistor temperature, $^{\circ}K$, B = bandwidth, Hz.

 $^{^{14}}$ Tested at $V_{IN} = 0 \text{ V or } V_{DD}$.

NOTES

All commercial and industrial temperature range parts are available with burn-in. ²For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.


WAFER TEST LIMITS @ $V_{DD} = +5 \text{ V}$, $V_{REF} = +10 \text{ V}$; $I_{OUT} = GND = 0 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$.

Parameter	Symbol	Conditions	DAC8043GBC Limit	Units
STATIC ACCURACY				
Resolution	N		12	Bits min
Integral Nonlinearity	INL		±1	LSB max
Differential Nonlinearity	DNL		±1	LSB max
Gain Error	G_{FSE}	Using Internal Feedback Resistor	±2	LSB max
Power Supply Rejection Ratio	PSRR	$\Delta V_{\mathrm{DD}} = \pm 5\%$	± 0.002	%/% max
Output Leakage Current (I _{OUT})	I_{LKG}	Digital Inputs = V_{IL}	±5	nA max
REFERENCE INPUT				
Input Resistance	R_{IN}		7/15	kΩ min/max
DIGITAL INPUTS				
Digital Input HIGH	V_{IH}		2.4	V min
Digital Input LOW	V_{IL}		0.8	V max
Input Leakage Current	I_{IL}	$V_{IN} = 0 \text{ V to } V_{DD}$	±1	μA max
POWER SUPPLY				
Supply Current	$I_{ m DD}$	Digital Inputs = V_{IN} or V_{IL}	500	μA max
		Digital Inputs = 0 V or V_{DD}	100	μA max

NOTE

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

DICE CHARACTERISTICS



- 1. V_{REF}
- 2. R_{FB}
- 3. I_{OUT}
- 4. GND
- 5. **LD**
- 6. SRI
- 7. CLK
- 8. V_{DD}

Substate (die backside) is internally connected to V_{DD}.

DIE SIZE 0.116 × 0.109 inch, 12,644 sq. mils (2.95 × 2.77 mm, 8.17 sq. mm)


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC8043 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




-4- REV. C


TYPICAL PERFORMANCE CHARACTERISTICS




Gain vs. Frequency (Output Amplifier: OP42)




Total Harmonic Distortion vs. Frequency (Multiplying Mode)




Supply Current vs. Logic Input Voltage




Linearity Error vs. Digital Code



Linearity Error vs. Reference Voltage



Logic Threshold Voltage vs. Supply Voltage



DNL Error vs. Reference Voltage

REV. C _5_

PARAMETER DEFINITIONS INTEGRAL NONLINEARITY (INL)

This is the single most important DAC specification. ADI measures INL as the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed as a percent of full-scale range or in terms of LSBs.

Refer to PMI 1988 Data Book section 11 for additional digital-to-analog converter definitions.

INTERFACE LOGIC INFORMATION

The DAC8043 has been designed for ease of operation. The timing diagram illustrates the input register loading sequence. Note that the most significant bit (MSB) is loaded first.

Once the input register is full, the data is transferred to the DAC register by taking \overline{LD} momentarily low.

DIGITAL SECTION

The DAC8043's digital inputs, SRI, $\overline{\rm LD}$, and CLK, are TTL compatible. The input voltage levels affect the amount of current drawn from the supply; peak supply current occurs as the digital input (V_{IN}) passes through the transition region. See the Supply Current vs. Logic Input Voltage graph located under the typical performance characteristics curves. Maintaining the digital input voltage levels as close as possible to the supplies, V_DD and GND, minimizes supply current consumption.

The DAC8043's digital inputs have been designed with ESD resistance incorporated through careful layout and the inclusion of input protection circuitry. Figure 1 shows the input protection diodes and series resistor; this input structure is duplicated on each digital input. High voltage static charges applied to the inputs are shunted to the supply and ground rails through forward biased diodes. These protection diodes were designed to clamp the inputs to well below dangerous levels during static discharge conditions.

GENERAL CIRCUIT INFORMATION

The DAC8043 is a 12-bit multiplying D/A converter with a very low temperature coefficient. It contains an R-2R resistor ladder network, data input and control logic, and two data registers.





Figure 1. Digital Input Protection

The digital circuitry forms an interface in which serial data can be loaded under microprocessor control into a 12-bit shift register and then transferred, in parallel, to the 12-bit DAC register.

A simplified circuit of the DAC8043 is shown in Figure 2. An inverted R-2R ladder network consisting of silicon-chrome, highly-stable ($+50~ppm/^{\circ}C$) thin-film resistors, and twelve pairs of NMOS current-steering switches.


These switches steer binarily weighted currents into either I_{OUT} or GND; this yields a constant current in each ladder leg, regardless of digital input code. This constant current results in a constant input resistance at V_{REF} equal to R. The V_{REF} input may be driven by any reference voltage or current, ac or dc that is within the limits stated in the Absolute Maximum Ratings.

The twelve output current-steering NMOS FET switches are in series with each R-2R resistor, they can introduce bit errors if all are of the same $R_{\rm ON}$ resistance value. They were designed such that the switch "ON" resistance be binarily scaled so that the voltage drop across each switch remains constant. If, for example, switch 1 of Figure 2 was designed with an "ON" resistance of 10 Ω , switch 2 for 20 Ω , etc., a constant 5 mV drop will then be maintained across each switch.



Write Cycle Timing Diagram

To further insure accuracy across the full temperature range, permanently "ON" MOS switches were included in series with the feedback resistor and the R-2R ladder's terminating resistor. The "Simplified DAC Circuit," Figure 2, shows the location of the series switches. These series switches are equivalently scaled to two times switch 1 (MSB) and to switch 12 (LSB) respectively to maintain constant relative voltage drops with varying temperature. During any testing of the resistor ladder or $R_{\rm FEEDBACK}$ (such as incoming inspection), $V_{\rm DD}$ must be present to turn "ON" these series switches.



DIGITAL INPUTS
(SWITCHES SHOWN FOR DIGITAL INPUTS "HIGH"

* THESE SWITCHES PERMANENTLY "ON"

Figure 2. Simplified DAC Circuit

EQUIVALENT CIRCUIT ANALYSIS

Figure 3 shows an equivalent analog circuit for the DAC8043. The $(D\times V_{REF})/R$ current source is code dependent and is the current generated by the DAC. The current source I_{LKG} consists of surface and junction leakages and doubles approximately every $10^{\circ}C.\ C_{OUT}$ is the output capacitance; it is the result of the N-channel MOS switches and varies from 80 pF to 110 pF depending on the digital input code. R_O is the equivalent output resistance that also varies with digital input code. R is the nominal R-2R resistor ladder resistance.




Figure 3. Equivalent Analog Circuit

DYNAMIC PERFORMANCE OUTPUT IMPEDANCE

The DAC8043's output resistance, as in the case of the output capacitance, varies with the digital input code. This resistance, looking back into the I_{OUT} terminal, may be between 10 $k\Omega$ (the feedback resistor alone when all digital inputs are LOW) and 7.5 $k\Omega$ (the feedback resistor in parallel with approximate 30 $k\Omega$ of the R-2R ladder network resistance when any single bit logic is HIGH). Static accuracy and dynamic performance will be affected by these variations.

This variation is best illustrated by using the circuit of Figure 4 and the equation:

$$V_{ERROR} = V_{OS} \left(1 + \frac{R_{FB}}{R_O} \right)$$

where R_O is a function of the digital code, and:

 $R_O = 10 \text{ k}\Omega$ for more than four bits of logic 1.

 $R_O = 30 \text{ k}\Omega$ for any single bit of logic 1.

Therefore, the offset gain varies as follows:

at code 0011 1111 1111.

$$V_{ERROR1} = V_{OS} \left(1 + \frac{10 \text{ } k\Omega}{10 \text{ } k\Omega} \right) = 2 \text{ } V_{OS}$$

at code 0100 0000 0000,

$$V_{ERROR2} = V_{OS} \left(1 + \frac{10 \, k\Omega}{30 \, k\Omega} \right) = 4/3 \, V_{OS}$$

The error difference is $2/3 V_{OS}$.

Since one LSB has a weight (for $V_{REF} = +10~V$) of 2.4 mV for the DAC8043, it is clearly important that V_{OS} be minimized, either using the amplifier's nulling pins, an external nulling network, or by selection of an amplifier with inherently low V_{OS} . Amplifiers with sufficiently low V_{OS} include ADI's OP77, OP07, OP27, and OP42.




Figure 4. Simplified Circuit

REV. C -7-

The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance. The use of a small compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically damp the output. The DAC8043's output capacitance and the $R_{\rm FB}$ resistor form a pole that must be outside the amplifier's unity gain crossover frequency.

The considerations when using high-speed amplifiers are:

- 1. Phase compensation (see Figures 5 and 6).
- 2. Power supply decoupling at the device socket and use of proper grounding techniques.

APPLICATIONS INFORMATION APPLICATION TIPS

In most applications, linearity depends upon the potential of I_{OUT} and GND (pins 3 and 4) being exactly equal to each other. In most applications, the DAC is connected to an external op amp with its noninverting input tied to ground (see Figures 5 and 6). The amplifier selected should have a low input bias current and low drift over temperature. The amplifier's input offset voltage should be nulled to less than $+200~\mu V$ (less than 10% of 1~LSB).

The operational amplifier's noninverting input should have a minimum resistance connection to ground; the usual bias current compensation resistor should not be used. This resistor can cause a variable offset voltage appearing as a varying output error. All grounded pins should tie to a single common ground point, avoiding ground loops. The $V_{\rm DD}$ power supply should have a low noise level with no transients greater than $+17~\rm V.$

UNIPOLAR OPERATION (2-QUADRANT)

The circuit shown in Figures 5 and 6 may be used with an ac or dc reference voltage. The circuit's output will range between 0 V and approximately $-V_{REF}$ (4095/4096) depending upon the digital input code. The relationship between the digital input and




Figure 5. Unipolar Operation with High Accuracy Op Amp (2-Quadrant)




Figure 6. Unipolar Operation with Fast Op Amp and Gain Error Trimming (2-Quadrant)

the analog output is shown in Table I. The limiting parameters for the V_{REF} range are the maximum input voltage range of the op amp or ± 25 V, whichever is lowest.

Gain error may be trimmed by adjusting R_1 as shown in Figure 6. The DAC register must first be loaded with all 1s. R_1 may then be adjusted until $V_{\rm OUT}$ = $-V_{\rm REF}$ (4095/4096). In the case of an adjustable $V_{\rm REF}$, R_1 and R_2 may be omitted, with $V_{\rm REF}$ adjusted to yield the desired full-scale output.

In most applications the DAC8043's negligible zero scale error and very low gain error permit the elimination of the trimming components (R_1 and the external R_2) without adverse effects on circuit performance.

Table I. Unipolar Code Table

Digital Inp MSB	put LSB	Nominal Analog Output (V _{OUT} as shown in Figures 5 and 6)
1111 1111	1111	$-\mathrm{V_{REF}}\left(\frac{4095}{4096}\right)$
1000 0000	0001	$-V_{REF}\left(\frac{2049}{4096}\right)$
1000 0000	0000	$-V_{REF}\left(\frac{2048}{4096}\right) = -\frac{V_{REF}}{2}$
0111 1111	1111	$-V_{REF}\left(\!\frac{2047}{4096}\!\right)$
0000 0000	0001	$-\mathrm{V}_{\mathrm{REF}}\left(rac{1}{4096} ight)$
0000 0000	0000	$-V_{REF}\left(\frac{0}{4096}\right) = 0$

NOTES

¹Nominal full scale for the circuits of Figures 5 and 6 is given by

$$FS = -V_{REF} \left(\frac{4095}{4096} \right)$$

²Nominal LSB magnitude for the circuits of Figures 5 and 6 is given by

$$LSB = V_{REF} \left(\frac{1}{4096} \right) \text{ or } V_{REF} (2^{-n}).$$

8 REV. C

Table II. Bipolar (Offset Binary) Code Table

Digital Inp MSB	out LSB	Nominal Analog Output (V _{OUT} as Shown in Figure 7)
1111 1111	1111	$+V_{REF}\left(\frac{2047}{2048}\right)$
1000 0000 0001		$+V_{REF}\left(rac{1}{2048} ight)$
1000 0000 0000		0
0111 1111	1111	$-V_{REF}\left(\frac{1}{2048}\right)$
0000 0000	0001	$-V_{REF}\left(\frac{2047}{2048}\right)$
0000 0000	0000	$-V_{REF}\left(\frac{2048}{2048}\right)$

NOTES

¹Nominal full scale for the circuit of Figure 7 is given by

$$FS = V_{REF} \left(\frac{2047}{2048} \right).$$

²Nominal LSB magnitude for the circuit of Figure 7 is given by

$$LSB = V_{REF} \left(\frac{1}{2048} \right).$$

BIPOLAR OPERATION (4-QUADRANT)

Figure 7 details a suggested circuit for bipolar, or offset binary operation. Table II shows the digital input to analog output relationship. The circuit uses offset binary coding. Two's complement code can be converted to offset binary by software inversion of the MSB or by the addition of an external inverter to the MSB input.

Resistors $R_3,\,R_4,\,$ and R_5 must be selected to match within 0.01% and must all be of the same (preferably metal foil) type to assure temperature coefficient matching. Mismatching between R_3 and R_4 causes offset and full scale errors while an R_5 to R_4 and R_3 mismatch will result in full-scale error.

Calibration is performed by loading the DAC register with 1000 0000 0000 and adjusting R_1 until $V_{\rm OUT}=0~V.~R_1$ and R_2 may be omitted, adjusting the ratio of R_3 to R_4 to yield $V_{\rm OUT}=0~V.$ Full scale can be adjusted by loading the DAC register with 1111 1111 1111 and either adjusting the amplitude of $V_{\rm REF}$ or the value of R_5 until the desired $V_{\rm OUT}$ is achieved.

ANALOG/DIGITAL DIVISION

The transfer function for the DAC8043 connected in the multiplying mode as shown in Figures 5, 6 and 7 is:

$$V_{\rm O} = -V_{\rm IN} \left(\frac{A_{\rm l}}{2^1} + \frac{A_{\rm 2}}{2^2} + \frac{A_{\rm 3}}{2^3} + \dots \frac{A_{\rm l\,2}}{2^{12}} \right)$$

where $A_{\rm X}$ assumes a value of 1 for an "ON" bit and 0 for an "OFF" bit.

The transfer function is modified when the DAC is connected in the feedback of an operational amplifier as shown in Figure 8 and becomes:

$$V_{O} = \begin{pmatrix} -V_{IN} \\ \frac{A_{1}}{2^{1}} + \frac{A_{2}}{2^{2}} + \frac{A_{3}}{2^{3}} + \dots + \frac{A_{12}}{2^{4}} \end{pmatrix}$$

The above transfer function is the division of an analog voltage (V_{REF}) by a digital word. The amplifier goes to the rails with all bits "OFF" since division by zero is infinity. With all bits "ON," the gain is 1 (± 1 LSB). The gain becomes 4096 with the LSB, bit 12 "ON."




Figure 7. Bipolar Operation (4-Quadrant, Offset Binary)

REV. C _9_





Figure 8. Analog/Digital Divider

INTERFACING TO THE MC6800

As shown in Figure 9, the DAC8043 may be interfaced to the 6800 by successively executing memory WRITE instructions while manipulating the data between WRITEs, so that each WRITE presents the next bit.

In this example the most significant bits are found in memory location 0000 and 0001. The four MSBs are found in the lower half of 0000, the eight LSBs in 0001. The data is taken from the DB₇ line.

The serial data loading is triggered by the CLK pulse which is asserted by a decoded memory WRITE to memory location 2000, R/ \overline{W} , and $\phi 2$. A WRITE to address 4000 transfers data from input register to DAC register.



* ANALOG CIRCUITRY OMITTED FOR SIMPLICITY


Figure 9. DAC8043-MC6800 Interface

DAC8043 INTERFACE TO THE 8085

The DAC8043's interface to the 8085 microprocessor is shown in Figure 10. Note that the microprocessor's SOD line is used to present data serially to the DAC.

Data is clocked into the DAC8043 by executing memory write instructions. The clock input is generated by decoding address 8000 and WR. Data is loaded into the DAC register with a memory write instruction to address A000.

Serial data supplied to the DAC8043 must be present in the right justified format in registers H and L of the microprocessor.



* ANALOG CIRCUITRY OMITTED FOR SIMPLICITY

Figure 10. DAC8043-8085 Interface

DAC8043 TO 68000 INTERFACING

The DAC8043 interfacing to the 68000 microprocessor is shown in Figure 11. Again, serial data to the DAC is taken from one of the microprocessor's data bus lines.




Figure 11. DAC8043–68000 μP Interface

–10– REV. C