

# A6276

### 16-Bit Serial Input, Constant-Current Latched LED Driver

#### **Features and Benefits**

- Up to 90 mA constant-current outputs
- Undervoltage lockout
- Low-power CMOS logic and latches
- High data input rate

24-pin DIP (A package)

24-pin SOICW

(LW package)

Packages

Not to scale

Functional replacement for TB62706BN/BF


#### Description

The A6276 is specifically designed for LED-display applications. Each BiCMOS device includes a 16-bit CMOS shift register, accompanying data latches, and 16 NPN constantcurrent sink drivers. Except for package style and allowable package power dissipation, the device options are identical.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, typical serial data-input rates are up to 20 MHz. The LED drive current is determined by the user selection of a single resistor. A CMOS serial data output permits cascaded connections in applications requiring additional drive lines. For inter-digit blanking, all output drivers can be disabled with an ENABLE input high. Similar 8-bit devices are available as the A6275.

Two package styles are provided: through-hole DIP (suffix A) and surface-mount SOIC (suffix LW). In normal applications, the copper leadframe and low logic-power dissipation of the DIP allow it to sink maximum rated current through all outputs continuously over the operating temperature range (90 mA, 0.75 V drop,  $85^{\circ}$ C). Both packages are lead (Pb) free, with 100% matte tin leadframe plating.





Functional Block Diagram

#### Selection Guide

Part Number	Package	Packing	Ambient Temperature (°C)				
A6276EA-T	24-pin DIP	15 per tube	-40 to 85				
A6276ELWTR-T	24-pin SOICW	1000 per reel	-40 to 85				

#### **Absolute Maximum Ratings\***


Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V <sub>DD</sub>		7.0	V
Output Voltage	Vo		-0.5 to 17	V
Input Voltage	V <sub>ROUT</sub>		-0.4 to V <sub>DD</sub> + 0.4	V
Output Current	Ι <sub>Ο</sub>		90	mA
Ground Current	I <sub>GND</sub>		1475	mA
Operating Ambient Temperature	T <sub>A</sub>	Range E	-40 to 85	°C
Maximum Junction Temperature	T <sub>J</sub> (max)		150	°C
Storage Temperature	T <sub>stg</sub>		-55 to 150	°C

\*Caution: These CMOS devices have input static protection (Class 2) but are still susceptible to damage if exposed to extremely high static electrical charges.

#### Thermal Characteristics may require derating at maximum conditions, see application information


Characteristic	Symbol	Test Conditions*	Value	Units
Package Thermal Resistance		Package A, 1-layer PCB based on JEDEC standard	50	°C/W
	$R_{\theta JA}$	Package LW, 1-layer PCB based on JEDEC standard	85	°C/W

\*Additional thermal information available on the Allegro website



\*Mounted on single-layer, two-sided PCB, with 3.8 in<sup>2</sup> copper each side; additional information on Allegro Web site





#### **Pin-out Diagram**


#### **Terminal Description**

Terminal No.	Terminal Name	Function
1	GND	Reference terminal for control logic.
2	SERIAL DATA IN	Serial-data input to the shift-register.
3	CLOCK	Clock input terminal for data shift on rising edge.
4	LATCH ENABLE	Data strobe input terminal; serial data is latched with high-level input.
5-20	OUT <sub>0-15</sub>	The 16 current-sinking output terminals.
21	OUTPUT ENABLE	When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
22	SERIAL DATA OUT	CMOS serial-data output to the following shift-register.
23	R <sub>EXT</sub>	An external resistor at this terminal establishes the output current for all sink drivers.
24	SUPPLY	$(V_{DD})$ The logic supply voltage (typically 5 V).




# A6276


## 16-Bit Serial Input, Constant-Current Latched LED Driver




#### OUTPUT ENABLE (active low)



CLOCK and SERIAL DATA IN



LATCH ENABLE



SERIAL DATA OUT

TRUTH TABLE

Serial			nift F	Regi	ster	Co	nter	nts	Serial	Latch Latch Contents			Output	Output Contents					nts			
Data Input	Clock Input		I <sub>2</sub>	l <sub>3</sub>		١ <sub>N</sub>	N-1	I <sub>N</sub>	Data Enable Output Input		I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>	 I <sub>N-1</sub>	I <sub>N</sub>	Enable Input	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>
н		н	R <sub>1</sub>	$R_2$		R	N-2	R <sub>N-1</sub>	R <sub>N-1</sub>													
L		L	$R_1$	$R_2$		R	N-2	R <sub>N-1</sub>	R <sub>N-1</sub>													
х		R <sub>1</sub>	$R_2$	R <sub>3</sub>		R	N-1	R <sub>N</sub>	R <sub>N</sub>													
		х	Х	Х		Х		Х	x	L	R <sub>1</sub>	$R_2$	$R_3$	 R <sub>N-1</sub>	$R_N$							
		Р <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		Ρ	N-1	P <sub>N</sub>	P <sub>N</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	 P <sub>N-1</sub>	P <sub>N</sub>	L	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	<sub>1</sub> P <sub>N</sub>
											Х	Х	Х	 Х	Х	Н	Н	Н	Н		Н	Н

L = Low Logic (Voltage) Level H = High Logic (Voltage) Level X = Irrelevant P = Present State R = Previous State



#### ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{DD}$ = 5 V (unless otherwise noted).

				Lim	its	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply Voltage Range	V <sub>DD</sub>	Operating	4.5	5.0	5.5	V
Under-Voltage Lockout	V <sub>DD(UV)</sub>	$V_{DD} = 0$ 5 V	3.4	_	4.0	V
Output Current	Ι <sub>ο</sub>	$V_{CE}$ = 0.7 V, $R_{EXT}$ = 250 $\Omega$	64.2	75.5	86.8	mA
(any single output)		$V_{CE}$ = 0.7 V, $R_{EXT}$ = 470 $\Omega$	34.1	40.0	45.9	mA
Output Current Matching (difference between any two outputs at same V <sub>CE</sub> )	Δl <sub>O</sub>	0.4 V V <sub>CE(A)</sub> = V <sub>CE(B)</sub> 0.7 V: R <sub>EXT</sub> = 250 Ω R <sub>EXT</sub> = 470 Ω	-	±1.5 ±1.5	±6.0 ±6.0	% %
Output Leakage Current	I <sub>CEX</sub>	V <sub>OH</sub> = 15 V	_	1.0	5.0	μA
Logic Input Voltage	V <sub>IH</sub>		0.7V <sub>DD</sub>	_	V <sub>DD</sub>	V
	V <sub>IL</sub>		GND	_	0.3V <sub>DD</sub>	V
SERIAL DATA OUT	V <sub>OL</sub>	I <sub>OL</sub> = 500 μA	-	_	0.4	V
Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -500 μA	4.6	_	_	V
Input Resistance	R <sub>I</sub>	ENABLE Input, Pull Up	150	300	600	kΩ
		LATCH Input, Pull Down	100	200	400	kΩ
Supply Current	I <sub>DD(OFF)</sub>	$R_{EXT}$ = open, $V_{OE}$ = 5 V	-	0.8	1.4	mA
		$R_{EXT}$ = 470 $\Omega$ , $V_{OE}$ = 5 V	3.5	6.0	8.0	mA
		$R_{EXT}$ = 250 $\Omega$ , $V_{OE}$ = 5 V	6.5	11	15	mA
	I <sub>DD(ON)</sub>	R <sub>EXT</sub> = 470 Ω, V <sub>OE</sub> = 0 V	7.0	13	20	mA
		R <sub>EXT</sub> = 250 Ω, V <sub>OE</sub> = 0 V	10	22	32	mA

Typical Data is at  $V_{DD}$  = 5 V and is for design information only.




# SWITCHING CHARACTERISTICS at $T_A = 25^{\circ}C$ , $V_{DD} = V_{IH} = 5 V$ , $V_{CE} = 0.4 V$ , $V_{IL} = 0 V$ , $R_{EXT} = 470 \Omega$ , $I_O = 40 \text{ mA}$ , $V_L = 3 V$ , $R_L = 65 \Omega$ , $C_L = 10.5 \text{ pF}$ .

				Li	imits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Propagation Delay Time	t <sub>pHL</sub>	CLOCK-OUT <sub>n</sub>	_	350	1000	ns
		LATCH-OUT <sub>n</sub>	_	350	1000	ns
		ENABLE-OUT <sub>n</sub>	_	350	1000	ns
		CLOCK-SERIAL DATA OUT	_	40	_	ns
Propagation Delay Time	t <sub>pLH</sub>	CLOCK-OUT <sub>n</sub>	_	300	1000	ns
		LATCH-OUT <sub>n</sub>	_	300	1000	ns
		ENABLE-OUT <sub>n</sub>	_	300	1000	ns
		CLOCK-SERIAL DATA OUT	_	40	_	ns
Output Fall Time	t <sub>f</sub>	90% to 10% voltage	150	350	1000	ns
Output Rise Time	t <sub>r</sub>	10% to 90% voltage	150	300	600	ns

#### **RECOMMENDED OPERATING CONDITIONS**

Characteristic	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
Output Voltage	Vo		_	1.0	4.0	V
Output Current	Ι <sub>Ο</sub>	Continuous, any one output	-	_	90	mA
	I <sub>OH</sub>	SERIAL DATA OUT	-	_	-1.0	mA
	I <sub>OL</sub>	SERIAL DATA OUT	_	_	1.0	mA
Logic Input Voltage	V <sub>IH</sub>		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
	V <sub>IL</sub>		-0.3	_	0.3V <sub>DD</sub>	V
Clock Frequency	f <sub>CK</sub>	Cascade operation	_	_	10	MHz





TIMING REQUIREMENTS and SPECIFICATIONS (Logic Levels are V<sub>DD</sub> and Ground)

<ul> <li>A. Data Active Time Before Clock Pulse (Data Set-Up Time), t<sub>su(D)</sub></li></ul>
(Data Hold Time), $t_{h(D)}$
C. Clock Pulse Width, $t_{w(CK)}$
<b>D.</b> Time Between Clock Activation
and Latch Enable, $t_{su(L)}$ 100 ns
E. Latch Enable Pulse Width, t <sub>w(L)</sub> 100 ns
<b>F.</b> Output Enable Pulse Width, $t_{w(OE)}$ 4.5 µs
NOTE: Timing is representative of a 10 MHz clock. Sig- nificantly higher speeds are attainable. Max. Clock Transition Time, $t_r$ or $t_f$ 10 µs

OUTPUT ENABLE OUT<sub>N</sub> HIGH = ALL OUTPUTS DISABLED (BLANKED) $f = t_{pLH}$  $f_{pLH}$  $f_{pLH}$  $f_{pLH}$  $f_{pLH}$  $f_{pLH}$  $f_{pLH}$  $f_{pLH}$ 

Dwg. WP-030-1A


Serial data present at the input is transferred to the shift register on the logic 0-to-logic 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The serial data must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the LATCH ENABLE is high (serial-to-parallel conversion). The latches continue to accept new data as


long as the LATCH ENABLE is held high. Applications where the latches are bypassed (LATCH ENABLE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, the output sink drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUT-PUT ENABLE input low, the outputs are controlled by the state of their respective latches.











#### **TYPICAL CHARACTERISTICS**






### Applications Information

The load current per bit  $(I_0)$  is set by the external resistor  $(R_{EXT})$  as shown in the figure below.





 $P_{\rm D}(\rm max) = (150 - T_A)/R_{\theta JA}.$ 

The actual package power dissipation is  $P_D(act) = DC \cdot (V_{CE} \cdot I_O \cdot 16) + (V_{DD} \cdot I_{DD})$ , where DC is the duty cycle.

When the load supply voltage is greater than 3 V to 5 V, considering the package power dissipating limits of these devices, or if  $P_D(act) > P_D(max)$ , an external voltage reducer (V<sub>DROP</sub>) should be used.

**Load Supply Voltage (V**<sub>LED</sub>). These devices are designed to operate with driver voltage drops ( $V_{CE}$ ) of 0.4 V to 0.7 V with LED forward voltages ( $V_F$ ) of 1.2 V to 4.0 V. If higher voltages are dropped across the driver, package power dissipation will be increased significantly. To minimize package power dissipation, it is recommended to use the lowest possible load supply voltage or to set any series dropping voltage ( $V_{DROP}$ ) as

$$V_{\text{DROP}} = V_{\text{LED}} - V_{\text{F}} - V_{\text{CE}}$$


with  $V_{DROP} = I_0 \bullet R_{DROP}$  for a single driver, or a Zener

diode ( $V_Z$ ), or a series string of diodes (approximately 0.7 V per diode) for a group of drivers. If the available voltage source will cause unacceptable dissipation and series resistors or diode(s) are undesirable, a regulator such as the Sanken Series SAI or Series SI can be used to provide supply voltages as low as 3.3 V.


For reference, typical LED forward voltages are:

r rererence, typicar L	LD IOI ward voltage
White	3.5 - 4.0 V
Blue	3.0 - 4.0 V
Green	1.8 – 2.2 V
Yellow	2.0 - 2.1  V
Amber	1.9 – 2.65 V
Red	1.6 – 2.25 V
Infrared	1.2 – 1.5 V


**Pattern Layout.** This device has a common logic-ground and power-ground terminal. If ground pattern layout contains large common-mode resistance, and the voltage between the system ground and the LATCH ENABLE or CLOCK terminals exceeds 2.5 V (because of switching noise), these devices may not operate correctly.







Package LW, 24-pin SOICW



A Terminal #1 mark area

Reference pad layout (reference IPC SOIC127P1030X265-24M) All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances



9.60

- 1.27

Copyright ©2000-2009, Allegro MicroSystems, Inc.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website: www.allegromicro.com

