

#### LOW EMI CLOCK GENERATOR

**MK1707** 

## **Description**

The MK1707 generates a low EMI output clock from a clock input. The part is designed to dither the LCD interface clock for flat panel graphics controllers. The device uses IDT' proprietary mix of analog and digital Phase Locked Loop (PLL) technology to spread the frequency spectrum of the output, thereby reducing the frequency amplitude peaks by several dB.


The MK1707 offers both centered and down spread from a high speed clock input. Refer to the MK1714-01/02 for a crystal input and the widest selection of input frequencies and multipliers.

IDT offers many other clocks for computers and computer peripherals. Consult us when you need to remove crystals and oscillators from your board.


#### **Features**

- Packaged in 8-pin SOIC
- · Pb-free package
- Industrial temperature range available
- Provides a spread spectrum output clock
- Supports ATI's flat panel controllers
- Guaranteed to +85° C operation
- Accepts a clock input, provides same frequency dithered output
- Good for all VGA modes from 80 to 167 MHz
- Peak reduction by 7dB 14dB typical on 3rd 19th odd harmonics
- Low EMI feature can be disabled
- Includes Power-down
- Operating voltage of 3.3 V or 5 V
- Advanced, low-power CMOS process

## **Block Diagram**



# **Pin Assignment**



# **Spread Direction and Percentage Select Table**

SD Pin 8	S1 Pin 7	S0 Pin 6	Spread Direction	Spread Percentage (%)
0	0	0	Down	0.6
0	0	М	Down	8.0
0	0	1	Down	1.25
0	М	0	Down Center	+0.5, -1.5
0	М	М	Down	2
0	М	1	Down Center	+0.5, -2.5
0	1	0	Down Center	+0.5, -3
0	1	М	Down	5
0	1	1	Power Down	-
1	0	0	Center ±0.35	
1	0	М	Center	±0.5
1	0	1	Center	±0.7
1	М	0	Center	±0.8
1	М	М	Center	±1.1
1	М	1	Center	±1.4
1	1	0	Test	Test
1	1	М	Center	±2.5
1	1	1	Power Down	-

0 = connect to GND

M = unconnected (floating)

1 = connect directly to VDD

## **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	ICLK	Input	Connect to graphics input clock.
2	VDD	Power	Connect to +3.3 V.
3	GND	Power	Connect to ground.
4	CLK	Output	Spread spectrum clock output per table above.
5	LEE	Input	Low EMI enable. Turns on spread spectrum when high. Internal pull-up resistor.
6	S0	Input	Function select 0 input. Selects spread amount and direction per table above. Internal mid-level.
7	S1	Input	Function select 1input. Selects spread amount and direction per table above. Internal mid-level.
8	SD	Input	Spread direction select input. Selects the direction of spread per table above. Internal pull-up resistor.

## **External Components**

The MK1707 requires a minimum number of external components for proper operation.

#### **Decoupling Capacitor**

A decoupling capacitor of 0.01µF must be connected between VDD and GND on pins 2 and 3, as close to these pins as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

#### **Series Termination Resistor**

When the PCB trace between the clock output and the load is over 1 inch, series termination should be used. To series terminate a  $50\Omega$  trace (a commonly used trace impedance), place a  $33\Omega$  resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is  $20\Omega$ 

#### **Tri-level Select Pin Operation**

The S1, S0 select pins are tri-level, meaning they have three separate states to make the selections shown in the table on page 2. To select the M (mid) level, the connection to these pins must be eliminated by either floating them originally, or tri-stating the GPIO pins which drive the select pins.

#### **PCB Layout Recommendations**

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) The 0.01µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via.
- 2) To minimize EMI, the  $33\Omega$  series termination resistor (if needed) should be placed close to the clock output.
- 3) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the MK1707. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

### **Powerup Considerations**

To insure proper operation of the spread spectrum generation circuit, some precautions must be taken while utilizing the MK1707.

- 1. An input signal should not be applied to ICLK until VDD is stable (within 10% of its final value). This requirement can easily be met by operating the MK1707 and then ICLK source from the same power supply.
- 2. LEE should not be enabled (taken high) until after the power supplies and input clock are stable. This requirement can be met by direct control of LEE by system logic - for example, a "power good" signal. Another solution is to leave LEE unconnected to anything but a 0.01µF capacitor to ground. The internal pullup resistor on LEE will charge the capacitor and provide approximately a 700µs delay until spread spectrum is enabled.
- 3. If the input frequency is changed during operation, disable spread spectrum until the input clock stabilizes at the new frequency.

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the MK1707. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature, Commercial	0 to +85° C
Ambient Operating Temperature, Industrial	-40 to +85° C
Storage Temperature	-65 to +150° C
Junction Temperature	125° C
Soldering Temperature	260° C

## **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	0		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.135		+5.5	V

## **DC Electrical Characteristics**

Unless stated otherwise, **VDD = 3.3 V**, Ambient Temperature 0 to +85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage VDD			3.135		5.5	V
Supply Current	IDD	No load, at 3.3 V		20		mA
	IDD	No load, at 5 V		31		mA
	IDDPD	S0=S1=SD=1		60		μΑ
Input High Voltage	V <sub>IH</sub>	ICLK	(VDD/2) + 1	VDD/2		V
Input Low Voltage	V <sub>IL</sub>	ICLK		VDD/2	(VDD/2) - 1	V
Input High Voltage	V <sub>IH</sub>	S1, S0	VDD-0.5			V
Input High Voltage	V <sub>IH</sub>	other inputs	2			V
Input Low Voltage	V <sub>IL</sub>	S0, S1, SD, LEE pins			0.5	V
Output High Voltage	V <sub>OH</sub>	CMOS, I <sub>OH</sub> = -4 mA	VDD-0.4			V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = -12 mA			0.4	V
Input Capacitance	C <sub>IN</sub>	S0, S1, SD, LEE pins		5		pF

## **AC Electrical Characteristics**

Unless stated otherwise, **VDD = 3.3 V**, Ambient Temperature 0 to  $+85^{\circ}$  C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input/Output Clock Frequency			80		167	MHz
Input Clock Duty Cycle		Time above VDD/2	20		80	%
Output Clock Duty Cycle		Time above 1.5 V	40	50	60	%
Output Rise Time	t <sub>OR</sub>	0.8 to 2.0 V		1.5		ns
Output Fall Time	t <sub>OF</sub>	2.0 to 0.8 V		1.5		ns
Modualtion Frequency			19		41	kHz
EMI Peak Frequency Reduction		3rd - 19th odd harmonics		7 to 14		dB


## **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		° C/W
	$\theta_{JA}$	3 m/s air flow		120		° C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			40		° C/W

5

## Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



## **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
MK1707SLF	MK1707SL	Tubes	8-pin SOIC	0 to +85° C
MK1707SLFTR	MK1707SL	Tape and Reel	8-pin SOIC	0 to +85° C
MK1707SILF	MK1707SIL	Tubes	8-pin SOIC	-40 to +85° C
MK1707SILFTR	MK1707SIL	Tape and Reel	8-pin SOIC	-40 to +85° C

Note: "LF" denotes Pb (lead) free package.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

## Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com

