


**FEATURES**

- High Gain: 200 V/mV typ
- Single or Dual Supply Operation
- Input Voltage Range Includes Ground
- Low Power Consumption (1.5 mW/Comparator)
- Low Input Bias Current: 100 nA max
- Low Input Offset Current: 10 nA max
- Low Offset Voltage: 1 mV max
- Low Output Saturation Voltage: 250 mV @ 4 mA
- Logic Output Compatible with TTL, DTL, ECL, MOS and CMOS
- Directly Replaces LM139/239/339 Comparators
- Available in Die Form

**PIN CONNECTIONS**

- 14-Lead Cerdip
- 14-Lead Plastic DIP
- 14-Lead SOIC


**GENERAL DESCRIPTION**

Four precision independent comparators comprise the CMP04. Performance highlights include a very low offset voltage, low output saturation voltage and high gain in a single supply design. The input voltage range includes ground for single supply operation and V<sub>-</sub> for split supplies. A low power supply current of 2 mA, which is independent of supply voltage, makes this the preferred comparator for precision applications requiring minimal power consumption. Maximum logic interface flexibility is offered by the open-collector TTL output.


**TYPICAL INTERFACE**


Figure 2a. Driving CMOS




Figure 1. Simplified Schematic (1/4 CMP04)




Figure 2b. Driving TTL

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
 Tel: 781/329-4700      World Wide Web Site: <http://www.analog.com>  
 Fax: 781/326-8703      © Analog Devices, Inc., 1998

# CMP04—SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS (@ V<sub>+</sub> = +5 V, T<sub>A</sub> = +25°C, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Input Offset Voltage	V <sub>OS</sub>	R <sub>S</sub> = 0 Ω, R <sub>L</sub> = 5.1 kΩ, V <sub>O</sub> = 1.4 V <sup>1</sup>		0.4	1	mV
Input Offset Current	I <sub>OS</sub>	I <sub>IN(+)</sub> – I <sub>IN(–)</sub> , R <sub>L</sub> = 5.1 kΩ, V <sub>O</sub> = 1.4 V		2	10	nA
Input Bias Current	I <sub>B</sub>	I <sub>IN(+)</sub> or I <sub>IN(–)</sub>		25	100	nA
Voltage Gain	A <sub>V</sub>	R <sub>L</sub> ≥ 15 kΩ, V <sub>+</sub> = 15 V <sup>2</sup>	80	200		V/mV
Large-Signal Response Time	t <sub>r</sub>	V <sub>IN</sub> = TTL Logic Swing, V <sub>REF</sub> = 1.4 V <sup>3</sup>		300		ns
		V <sub>RL</sub> = 5 V, R <sub>L</sub> = 5.1 kΩ				
Small-Signal Response Time	t <sub>r</sub>	V <sub>IN</sub> = 100 mV Step <sup>3</sup> , 5 mV Overdrive		1.3		μs
		V <sub>RL</sub> = 5 V, R <sub>L</sub> = 5.1 kΩ				
Input Voltage Range	CMVR	(Note 4)	0		V <sub>+</sub> – 1.5	V
Common-Mode Rejection Ratio	CMRR	(Notes 2, 5)	80	100		dB
Power Supply Rejection Ratio	PSRR	V <sub>+</sub> = +5 V to +18 V <sup>2</sup>	80	100		dB
Saturation Voltage	V <sub>OL</sub>	V <sub>IN(–)</sub> ≥ 1 V, V <sub>IN(+)</sub> = 0, I <sub>SINK</sub> ≤ 4 mA		250	400	mV
Output Sink Current	I <sub>SINK</sub>	V <sub>IN(–)</sub> ≥ 1 V, V <sub>IN(+)</sub> = 0, V <sub>O</sub> ≤ 1.5 V	6	16		mA
Output Leakage Current	I <sub>LEAK</sub>	V <sub>IN(+)</sub> ≥ 1 V, V <sub>IN(–)</sub> = 0, V <sub>O</sub> = 30 V		0.1	100	nA
Supply Current	I <sub>+</sub>	R <sub>L</sub> = ∞, All Comps V <sub>+</sub> = 30 V		0.8	2.0	mA

### NOTES

<sup>1</sup>At output switch point, V<sub>O</sub> = 1.4 V, R<sub>S</sub> = 0 Ω with V<sub>+</sub> from 5 V; and over the full input common-mode range (0 V to V<sub>+</sub> – 1.5 V).

<sup>2</sup>Guaranteed by design.

<sup>3</sup>Sample tested.

<sup>4</sup>The input common-mode voltage or input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>+</sub> – 1.5 V, but either or both inputs can go to +30 V without damage.

<sup>5</sup>R<sub>L</sub> ≥ 15 kΩ, V<sub>+</sub> = 15 V, V<sub>CM</sub> = 1.5 V to 13.5 V.

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage	.....	36 V or ±18 V
Differential Input Voltage	.....	36 V dc
Input Voltage	.....	–0.3 V to +36 V
Operating Temperature Range	.....	–55°C to +125°C
CMP04BY	.....	–55°C to +125°C
CMP04FP, FS	.....	–40°C to +85°C
Junction Temperature (T <sub>J</sub> )	.....	–65°C to +150°C
Storage Temperature Range (P Suffix)	.....	–65°C to +150°C
Input Current (V <sub>IN</sub> < –3.0 V)	.....	50 mA
Output Short-Circuit to GND	.....	Continuous
Lead Temperature (Soldering, 60 sec)	.....	+300°C

Package Type	θ <sub>JA</sub> <sup>2</sup>	θ <sub>JC</sub>	Units
14-Lead Hermetic DIP (Y)	94	10	°C/W
14-Lead Plastic DIP (P)	83	39	°C/W
14-Lead SOIC	120	36	°C/W

### NOTES

<sup>1</sup>Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>θ<sub>JA</sub> is specified for worst case mounting conditions, i.e., θ<sub>JA</sub> is specified for device in socket for cerdip and plastic DIP packages; θ<sub>JA</sub> is specified for device soldered to printed circuit board for SO package.

### ORDERING GUIDE

Model	T <sub>A</sub> = +25°C V <sub>OS</sub>	Temperature Ranges	Package Descriptions	Package Options
CMP04BY/883C	1 mV	–55°C to +125°C	14-Lead Cerdip	Q-14
CMP04FP	1 mV	–40°C to +85°C	14-Lead Plastic DIP	N-14
CMP04FS	1 mV	–40°C to +85°C	14-Lead SOIC	R-14/SO-14

### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the CMP04 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## ELECTRICAL CHARACTERISTICS

(@  $V_+ = +5\text{ V}$ ,  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$  for CMP04BY,  $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  for CMP04FP/FS, unless otherwise noted)

Parameter	Symbol	Conditions	Min	CMP04B/F <sup>1</sup>	Max	Units
				Typ		
Input Offset Voltage	$V_{OS}$	$R_S = 0\text{ }\Omega$ , $R_L = 5.1\text{ k}\Omega$ $V_O = 1.4\text{ V}$ <sup>2</sup>		1 1	2 2	mV mV
Input Offset Current	$I_{OS}$	$I_{IN}(+) - I_{IN}(-)$ $R_L = 5.1\text{ k}\Omega$ $V_O = 1.4\text{ V}$		4 4 4	20 20 20	nA nA nA
Input Bias Current	$I_B$	$I_{IN}(+)$ or $I_{IN}(-)$		40	200	nA
Voltage Gain	$A_V$	$R_L \geq 15\text{ k}\Omega$ , $V_+ = 15\text{ V}$ <sup>3</sup>	70	125		V/mV
Large-Signal Response Time	$t_r$	$V_{IN} = \text{TTL Logic Swing}$ $V_{REF} = 1.4\text{ V}$ <sup>4</sup> $V_{RL} = 5\text{ V}$ , $R_L = 5.1\text{ k}\Omega$		300 300 300		ns ns ns
Small-Signal Response Time	$t_r$	$V_{IN} = 100\text{ mV Step}^4$ 5 mV Overdrive $V_{RL} = 5\text{ V}$ , $R_L = 5.1\text{ k}\Omega$		1.3 1.3 1.3		μs μs μs
Input Voltage Range	CMVR	(Note 5)	0		$V_+ - 1.5$	V
Common-Mode Rejection Ratio	CMRR	(Notes 1, 3)	60	100		dB
Power Supply Rejection Ratio	PSRR	$V_+ = +5\text{ V}$ to $+18\text{ V}$	80	100		dB
Saturation Voltage	$V_{OL}$	$V_{IN}(-) \geq 1\text{ V}$ , $V_{IN}(+) = 0$ , $I_{SINK} \leq 4\text{ mA}$		250 250	700 700	mV mV
Output Sink Current	$I_{SINK}$	$V_{IN}(-) \geq 1\text{ V}$ , $V_{IN}(+) = 0$ , $V_O \leq 1.5\text{ V}$	5 5	16 16		mA mA
Output Leakage Current	$I_{LEAK}$	$V_{IN}(+) \geq 1\text{ V}$ , $V_{IN}(-) = 0$ , $V_O = 30\text{ V}$		0.1 0.1	200 200	nA nA
Supply Current	$I_+$	$R_L = \infty$ , All Comps $V_+ = 30\text{ V}$		1.2 1.2	3.0 3.0	mA mA

## NOTES

<sup>1</sup> $R_L \geq 15\text{ k}\Omega$ ,  $V_+ = 15\text{ V}$ ,  $V_{CM} = 1.5\text{ V}$  to  $13.5\text{ V}$ .<sup>2</sup>At output switch point,  $V_O = 1.4\text{ V}$ ,  $R_S = 0\text{ }\Omega$  with  $V_+$  from  $5\text{ V}$ ; and over the full input common-mode range ( $0\text{ V}$  to  $V_+ - 1.5\text{ V}$ ).<sup>3</sup>Guaranteed by design.<sup>4</sup>Sample tested.<sup>5</sup>The input common-mode voltage or input signal voltage should not be allowed to go negative by more than  $0.3\text{ V}$ . The upper end of the common-mode voltage range is  $V_+ - 1.5\text{ V}$ , but either or both inputs can go to  $+30\text{ V}$  without damage.

Specifications subject to change without notice.





Figure 3. Burn-In Circuit

# CMP04

## DICE CHARACTERISTICS



DIE SIZE 0.058 × 0.055 inch, 3190 sq. mils  
(1.47 × 1.40 mm, 2.058 sq. mm)

## WAFER TEST LIMITS (@ V<sub>+</sub> = +5 V, T<sub>A</sub> = +25°C, unless otherwise noted)

Parameter	Symbol	Conditions	CMP04N Limit	CMP04G Limit	Units
Input Offset Voltage	V <sub>OS</sub>	R <sub>S</sub> = 0 Ω, R <sub>L</sub> = 5.1 kΩ V <sub>O</sub> = 1.4 V <sup>1</sup>	1	2	mV max
Input Offset Current	I <sub>OS</sub>	I <sub>IN(+)</sub> - I <sub>IN(-)</sub> R <sub>L</sub> = 5.1 kΩ V <sub>O</sub> = 1.4 V	10	25	nA max
Input Bias Current	I <sub>B</sub>	I <sub>IN(+)</sub> or I <sub>IN(-)</sub> <sup>1</sup>	100	100	nA max
Voltage Gain	A <sub>V</sub>	R <sub>L</sub> ≥ 15 kΩ, V <sub>+</sub> = 15 V <sup>3</sup>	80	50	V/mV min
Input Voltage Range	CMVR	(Notes 2, 3)	V <sub>+</sub> -1.5	V <sub>+</sub> -1.5	V max
Common-Mode Rejection Ratio	CMRR	(Note 4)	80	80	dB min
Power Supply Rejection Ratio	PSRR	V <sub>+</sub> = +5 V to +18 V	80	80	dB min
Saturation Voltage	V <sub>OL</sub>	V <sub>IN(-)</sub> ≥ 1 V, V <sub>IN(+)</sub> = 0, I <sub>SINK</sub> ≤ 4 mA	400	400	mV max
Output Sink Current	I <sub>SINK</sub>	V <sub>IN(-)</sub> ≥ 1 V, V <sub>IN(+)</sub> = 0, V <sub>O</sub> ≤ 1.5 V	6	6	mA min
Output Leakage Current	I <sub>LEAK</sub>	V <sub>IN(+)</sub> ≥ 1 V, V <sub>IN(-)</sub> = 0, V <sub>O</sub> = 30 V	100	100	nA max
Supply Current	I <sub>+</sub>	R <sub>L</sub> = ∞, All Comps V <sub>+</sub> = 30 V	2	2	mA max

### NOTES

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

## TYPICAL ELECTRICAL CHARACTERISTICS (@ V<sub>+</sub> = +5 V, unless otherwise noted)

Parameter	Symbol	Conditions	CMP04N Typical	CMP04G Typical	Units
Large-Signal Response Time	t <sub>r</sub>	V <sub>IN</sub> = TTL Logic Swing V <sub>REF</sub> = 1.4 V <sup>5</sup> V <sub>RL</sub> = 5 V, R <sub>L</sub> = 5.1 kΩ	600	600	ns
Small-Signal Response Time	t <sub>r</sub>	V <sub>IN</sub> = 100 mV Step <sup>5</sup> 5 mV Overdrive V <sub>RL</sub> = 5 V, R <sub>L</sub> = 5.1 kΩ	1.3	1.3	μs

### NOTES

<sup>1</sup>At output switch point, V<sub>O</sub> = 1.4 V, R<sub>S</sub> = 0 Ω with V<sub>+</sub> from 5 V; and over the full input common-mode range (0 V to V<sub>+</sub> -1.5 V).

<sup>2</sup>The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>+</sub> -1.5 V, but either or both inputs can go to +30 V without damage.

<sup>3</sup>Guaranteed by design.

<sup>4</sup>R<sub>L</sub> ≥ 15 kΩ. V<sub>CM</sub> = 1.5 V to 13.5 V.

<sup>5</sup>Sample tested.

Specifications subject to change without notice.

## Typical Performance Characteristics




Figure 4. Offset Voltage vs. Temperature




Figure 5. Input Bias Current vs.  $V_+$  and Temperature




Figure 6. Input Offset Current vs. Temperature




Figure 7. Voltage Gain vs. Temperature




Figure 8. Supply Current vs. Supply Voltage




Figure 9. Output Voltage vs. Output Current and Temperature




Figure 10. Response Time for Various Input Overdrives—Negative Transition




Figure 11. Response Time for Various Input Overdrives—Positive Transition

# CMP04

## TYPICAL APPLICATIONS




Figure 12. Output Strobing




Figure 15. Inverting Comparator with Hysteresis




Figure 13. Limit Comparator




Figure 16. Square Wave Oscillator




Figure 14. Noninverting Comparator with Hysteresis




Figure 17. Comparing Input Voltages of Opposite Polarity




Figure 18. One-Shot Multivibrator




Figure 20. Pulse Generator




Figure 19. AND Gate




Figure 21. OR Gate




Figure 22. One-Shot Multivibrator with Input Lockout

# CMP04

## TYPICAL APPLICATIONS





Figure 23. Time Delay Generator


## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

14-Lead Cerdip  
(Q-14)



14-Lead Plastic DIP  
(N-14)



14-Lead SOIC  
(R-14)

