

Am186™CC

High-Performance, 80C186-Compatible 16-Bit Embedded Communications Controller

DISTINCTIVE CHARACTERISTICS

■ E86[™] family of x86 embedded processors offers improved time-to-market

- Software migration (backwards- and upwardscompatible)
- World-class development tools, applications, and system software

■ Serial Communications Peripherals

- Four High-level Data Link Control (HDLC) channels
- Four independent Time Slot Assigners (TSAs)
- Physical interface for HDLC channels can be raw DCE, PCM Highway, or GCI (IOM-2)
- USB peripheral controller
- High-speed UART with autobaud
- UART
- Synchronous serial interface (SSI)
- SmartDMA™ channels (8) to support USB/HDLC

■ System Peripherals

- Three programmable 16-bit timers
- Hardware watchdog timer

- General-purpose DMA (4 channels)
- Programmable I/O (48 PIO signals)
- Interrupt Controller (36 maskable interrupts)

■ Memory and Peripheral Interface

- Integrated DRAM controller
- Glueless interface to RAM/ROM/Flash memory (55-ns Flash memory required for zero-wait-state operation at 50 MHz)
- Fourteen chip selects (8 peripherals, 6 memory)
- External bus mastering support
- Multiplexed and nonmultiplexed address/data bus
- Programmable bus sizing
- 8-bit boot option

■ Available in the following package

- 160-pin plastic quad flat pack (PQFP)
- 25-, 40-, and 50-MHz operating frequencies
- Low-voltage operation, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
- Commercial and industrial temperature rating
- 5-V-tolerant I/O (3.3-V output levels)


GENERAL DESCRIPTION

The Am186™CC embedded communications controller is the first member in the AMD Comm86™ product family. The Am186CC controller is a cost-effective, high-performance microcontroller solution for communications applications. This highly integrated microcontroller enables customers to save system costs and increase performance over 8-bit microcontrollers and other 16-bit microcontrollers.

The Am186CC communications controller offers the advantages of the x86 development environment's widely available native development tools, applications, and system software. Additionally, the controller uses the industry-standard 186 instruction set that is part of the AMD E86™ family, which continually offers instruction-set-compatible upgrades. Built into the Am186CC controller is a wide range of communications features required in many communications applications, including High-level Data Link Control (HDLC) and the Universal Serial Bus (USB).

AMD offers complete solutions with the Am186CC controller. A customer development platform board is available. Reference designs under development include a low-end router with ISDN, Ethernet, USB, Plain Old Telephone Service (POTS), and an ISDN Terminal Adapter featuring USB. AMD and its FusionSM Partners offer boards, schematics, drivers, protocol stacks, and routing software for these reference designs to enable fast time to market.

ORDERING INFORMATION



Am186CC high-performance 80C186-compatible 16-bit embedded communications controller

| Valid Combinations | | | | | | |
|--------------------|---------|--|--|--|--|--|
| Am186CC-25 | | | | | | |
| Am186CC-40 | KC\W | | | | | |
| Am186CC-50 | | | | | | |
| Am186CC-25 | 121/144 | | | | | |
| Am186CC-40 | KI\W | | | | | |

Valid Combinations

Valid combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

TABLE OF CONTENTS


| Distinctive Characteristics | 1 |
|--|------|
| General Description | 1 |
| Ordering Information | 2 |
| Logic Diagram by Interface | 6 |
| Logic Diagram by Default Pin Function | 7 |
| Pin Connection Diagram—160-Pin PQFP Package | 8 |
| Pin and Signal Tables | 9 |
| Signal Descriptions | .12 |
| Architectural Overview | |
| Detailed Description | |
| Am186 Embedded CPU | . 27 |
| Memory Organization | . 27 |
| I/O Space | |
| Serial Communications Support | 28 |
| Universal Serial Bus | |
| Four HDLC Channels and Four TSAs | 28 |
| General Circuit Interface | 29 |
| Eight SmartDMA Channels | 29 |
| Two Asynchronous Serial Ports | 29 |
| Synchronous Serial Port | 29 |
| System Peripherals | 30 |
| Interrupt Controller | 30 |
| Four General-Purpose DMA Channels | 30 |
| 48 Programmable I/O Signals | 30 |
| Three Programmable Timers | 30 |
| Hardware Watchdog Timer | 30 |
| Memory and Peripheral Interface | 31 |
| System Interfaces | 31 |
| DRAM Support | 32 |
| Chip Selects | 32 |
| Clock Control | .32 |
| In-Circuit Emulator Support | . 34 |
| Applications | . 34 |
| Clock Generation and Control | |
| Features | . 37 |
| System Clock | . 37 |
| USB Clock | |
| Clock Sharing by System and USB | . 38 |
| Crystal-Driven Clock Source | . 39 |
| Selecting a Crystal | 39 |
| External Clock Source | 40 |
| Static Operation | 40 |
| UART Baud Clock | 40 |
| Power Supply Operation | 41 |
| Power Supply Connections | . 41 |
| Input/Output Circuitry | 41 |
| DC Characteristics—Universal Serial Bus | 42 |
| Operating Ranges | 42 |
| DC Characteristics over Commercial and Industrial Operating Ranges | |
| Capacitance | |
| Maximum Load Derating | |
| Power Supply Current | 43 |

| Commercial Switching Appendix A- Appendix B- Related AM Related Doc Am186CC C Third-Party Customer S Hotling World Docur Corpo | Fhermal Characteristics | | | | | | |
|--|---|------|--|--|--|--|--|
| | | | | | | | |
| LIST OF F | IGURES | | | | | | |
| Figure 1. | Am186CC Controller Block Diagram | | | | | | |
| Figure 2. | Two-Component Address Example | | | | | | |
| Figure 3. | Am186CC Controller Address Bus — Default Operation | | | | | | |
| Figure 4. | Am186CC Controller—Address Bus Disable In Effect | | | | | | |
| Figure 5. | ISDN Terminal Adapter System Application | | | | | | |
| Figure 6. | ISDN to Ethernet Low-End Router System Application | | | | | | |
| Figure 7. | 32-Channel Linecard System Application | | | | | | |
| Figure 8. | System and USB Clock Generation | | | | | | |
| Figure 9. | Suggested System Clock Frequencies, Clock Modes and Crystal Frequencies | | | | | | |
| Figure 10. | External Interface to Support Clocks—Fundamental Mode Crystal | | | | | | |
| Figure 11. | External Interface to Support Clocks—External Clock Source | | | | | | |
| Figure 12. | | | | | | | |
| Figure 13. Figure 14. | Typical I _{cc} Versus Frequency Thermal Resistance(°C/Watt) | | | | | | |
| Figure 15. | Thermal Characteristics Equations | | | | | | |
| Figure 15. | Key to Switching Waveforms | | | | | | |
| Figure 17. | Read Cycle Waveforms | | | | | | |
| Figure 18. | Write Cycle Waveforms | | | | | | |
| Figure 19. | Software Halt Cycle Waveforms | | | | | | |
| Figure 20. | Peripheral Timing Waveforms | | | | | | |
| Figure 21. | Source-Synchronized DMA Transfers | | | | | | |
| Figure 22. | Destination-Synchronized DMA Transfers | | | | | | |
| Figure 23. | Reset Waveforms | | | | | | |
| Figure 24. | Signals Related to Reset (Core PLL in 1x or 2x Mode) | | | | | | |
| Figure 25. | Signals Related to Reset (Core PLL in 4x Mode) | | | | | | |
| Figure 26. | Synchronous Ready Waveforms | | | | | | |
| Figure 27. | Asynchronous Ready Waveforms | | | | | | |
| Figure 28. | Entering Bus Hold Waveforms | | | | | | |
| Figure 29. | Exiting Bus Hold Waveforms | | | | | | |
| Figure 30. | CPU Clock Timing Waveforms—Active Mode (PLL 1x Mode) | | | | | | |
| Figure 31. | USB Clock Timing Waveforms | | | | | | |
| Figure 32. | GCI Bus Waveforms | | | | | | |
| Figure 33. | PCM Highway Waveforms (Timing Slave) | . 71 | | | | | |
| Figure 34 | PCM Highway Wayeforms (Timing Master) | 72 | | | | | |

PRELIMINARY

| Figure 35. Figure 36. Figure 37. Figure 38. Figure 40. Figure 41. Figure 42. Figure 43. Figure 44. | DCE Transmit Waveforms DCE Receive Waveforms USB Data Signal Rise and Fall Times USB Receiver Jitter Tolerance Synchronous Serial Interface Waveforms DRAM Read Cycle without Wait-States Waveform DRAM Read Cycle with Wait-States Waveform DRAM Write Cycle without Wait-States Waveform DRAM Write Cycle with Wait-States Waveform DRAM Write Cycle with Wait-States Waveform DRAM Refresh Cycle Waveform | 73 74 74 75 76 77 77 |
|--|--|--|
| LIST OF TA | ABLES | |
| Table 1. | PQFP Pin Assignments—Sorted by Pin Number | 10 |
| Table 2. | PQFP Pin Assignments—Sorted by Signal Name | |
| Table 3. | Signal Description Table Definitions | |
| Table 4. | Signal Descriptions | |
| Table 5. | Segment Register Selection Rules | |
| Table 6. | Crystal Parameters | |
| Table 7. | Typical Power Consumption Calculation | |
| Table 8. | Thermal Characteristics (°C/Watt) | |
| Table 9. | Alphabetical Key to Switching Parameter Symbols | |
| Table 10. | Numerical Key to Switching Parameter Symbols | |
| Table 11. | Read Cycle Timing | |
| Table 11. | | |
| Table 12. | Write Cycle Timing | |
| | Software Halt Cycle Timing | |
| Table 14. | Peripheral Timing | |
| Table 15. | Reset Timing | |
| Table 16. | External Ready Cycle Timing | |
| Table 17. | Bus Hold Timing | |
| Table 18. | CPU Clocks Timing | |
| Table 19. | USB Clocks Timing | |
| Table 20. | GCI Bus Timing | 70 |
| Table 21. | PCM Highway Timing (Timing Slave) | |
| Table 22. | PCM Highway Timing (Timing Master) | |
| Table 23. | DCE Interface Timing | 73 |
| Table 24. | USB Timing | 74 |
| Table 25. | SSI Timing | 75 |
| Table 26. | DRAM Timing | 76 |
| Table 27. | Power-On Reset (POR) Pin Defaults | 80 |
| Table 28. | Multiplexed Signal Trade-offs | 83 |
| Table 29. | PIOs Sorted by Pin Number | |
| Table 30. | PIOs Sorted by Signal Name | 87 |
| Table 31. | Reset Configuration Pins (Pinstraps) | 88 |
| Table 32. | CPU PLL Modes | |
| Table 33. | USB PLL Modes | |
| Table 34. | Pin List Table Definitions | |
| Table 35. | Pin List Summary | |


LOGIC DIAGRAM BY INTERFACE



Notes:

1. Because of multiplexing, not all interfaces are available at once. Refer to Table 28, "Multiplexed Signal Trade-offs," on page 83.

LOGIC DIAGRAM BY DEFAULT PIN FUNCTION



Notes:

Pin names in bold indicate the default pin function. Brackets, [], indicate alternate, multiplexed functions. Braces, {}, indicate pinstrap pins.

PIN CONNECTION DIAGRAM—160-PIN PQFP PACKAGE

```
U/DCE_TXD_D/PCM_TXD_D
U/DCE_RXD_D/PCM_RXD_D
U/DCE_TCLK_D/PCM_FSC_D
U/DCE_RCLK_D/PCM_CLK_D
                           0.0
                           SC_NK
                 TXD_C/PCM_TXD_C
RXD_C/PCM_RXD_C
CTS_C/PCM_TSC_C
                                                       RXD
                                                              B/PCM
                                                            RTR_B
_RCLK_B/PCM_
_TCLKB/PCM_F
                                                                                           A/PCM
                                                                            MCS2/RAS1
MCS2/CAS0
MCS1/CAS1
MCS0 {UCSX8}
       RXD_U/DCE_F
CTS_U/DCE_T
RTR_U/DCE_F
                               V<sub>CC</sub>
INT8/PWD
INT7
INT6
TMRIN1
TMROUT1
TMRIN0
TMROUT0
                                                     2
                                                       RXD_CTS
                                                                                           CTS
               VSS
DOCE F
                                                                                         DOE OF
                                                                                                   120
   SDEN
                                                             DCE TXD A/GCI DU A/PCM TXD A
   SCLK
                                                            DCE_RXD_A/GCI_DD_A/PCM_RXD_A
3
   SDATA
                                                          DCE_RCLK_A/GCI_DCL_A/PCM_CLK_A
4
                                                                                                   117
5
   PCS0 (USBSEL1)
                                                          DCE TCLK A/GCI FSC A/PCM FSC A
                                                                                                   116
   PCS1 (USBSEL2)
6
                                                                                              NMI
                                                                                                  115
7
   PCS2
                                                                                             RES
                                                                                                   114
   PCS3
                                                                                             INT5
8
                                                                                                  113
   PCS4 (CLKSEL2)
                                                                                             INT4 112
9
10 PCS5
                                                                                             INT3 111
   PCS6
                                                                                             INT2 110
11
                                                                                             INT1 109
12
13 PCS7
                                                                                              V<sub>SS</sub> 108
14 ARDY
                                                                                             INTO 107
15
   SRDY
                                                                                              V<sub>CC</sub> 106
16
   WR
                                                                                            DRQ1 105
                                                                                RSRVD1/UXVRCV
   DT/R
17
                                                                                                  104
                                                                                 RSRVD2/UXVOE 103
18 DEN/DS
19 ALE
                                                                              RSRVD3/UTXDMNS
                                                                                                   102
20 BHE (ADEN)
                                                                               RSRVD4/UTXDPLS 101
21 V<sub>SS</sub>
                                                                                              V_{SS}
22 UCLK/USBSOF/USBSCI
                                                                                            HOLD
                                                                                                   99
23 RTR_HU/DCE_RTR_D
                                                                                HLDA {CLKSEL1}
                                                                                                   ٩A
24 CTS HU/DCE CTS D/PCM TSC D
                                                                                              \overline{RD}
                                                                                                   97
25
   RXD HU
                                                                                             WLB
                                                                                                   96
   TXD_HU
                                                                                             WHB
26
                                                                                                   95
                                                                                           BSIZE8
27 V<sub>CC</sub>
                                                                                                   94
28 AD0
                                                                                            AD15
                                                                                                   93
1291AD8
                                                                                             AD7
                                                                                                   92
                                                                                              V_{CC}
30 A0
31 A1
                                                                                              A19 90
32 A2
                                                                                              A18
                                                                                                   89
33 V<sub>SS</sub>
                                                                                              A17
                                                                                                   88
34 AD1
                                                                                             AD14
                                                                                                   87
35
   AD9
                                                                                             AD6
                                                                                                   86
36
   АЗ
                                                                                              A16
                                                                                                   85
37
   A4
                                                                                              A15
                                                                                                   84
38 AD2
                                                                                              V_{\text{SS}}
                                                                                                   83
                                                                                         V<sub>SS</sub>_USB
39 AD10
                                                                                                   82
                                                                                   USBD+/UDPLS
40 V<sub>CC</sub>
                                                                                                   81
```

PIN AND SIGNAL TABLES

Table 1 and Table 2 show the pins sorted by pin number and signal name, respectively.

Table 4 on page 13 contains the signal descriptions (grouped alphabetically and by function). The table includes columns listing the multiplexed functions and I/O type. Table 3 on page 12 shows terms used in Table 4.

Refer to "Appendix A—Pin Tables" on page 79 for an additional group of tables with the following information:

- Power-on reset pin defaults including pin numbers and multiplexed functions—Table 27 on page 80.
- Pinstraps and pinstrap options—Table 31 on page 88.
- Multiplexed signal tradeoffs—Table 28 on page 83.

- PIO pins ordered by pin number and multiplexed signal name, respectively. The tables include columns listing multiplexed functions and pin configurations following system reset—Table 29 on page 86 and Table 30 on page 87.
- Pin and signal summary showing signal name and alternate function, pin number, I/O type, load values, POR default function, reset state, POR default operation, hold state, and voltage—Table 35 on page 90.

In all tables the brackets, [], indicate alternate, multiplexed functions, and braces, {}, indicate reset configuration pins (pinstraps). The line over a pin name indicates an active Low. The word pin refers to the physical wire; the word signal refers to the electrical signal that flows through it.

Table 1. PQFP Pin Assignments—Sorted by Pin Number

| 1 | | | | PQFP Pin Assignm | | | | |
|--|---------|--------------------|---------|----------------------|---------|-------------------------|---------|-------------------------------|
| SDEN | Pin No. | Name—Left Side | Pin No. | Name—Bottom Side | Pin No. | | Pin No. | Name—Top Side |
| SCLK | | | 41 | V_{SS} | 81 | USBD+/UDPLS | 121 | |
| ## SDATA | 2 | SDEN | 42 | A5 | 82 | V _{SS} _USB | 122 | DCE_RTR_A |
| 5 PCST (USBSEL2) | 3 | SCLK | 43 | A6 | 83 | V_{SS} | 123 | |
| 6 PCST (USBSEL2) 46 AD3 86 AD6 126 MCSD (USSX8) 7 PCS2 47 AD11 87 AD14 127 MCST/CAST 8 PCS3 48 V _{CC} 88 A17 128 MCST/CAST 9 PCS4 (CLKSEL2) 49 A9 89 A18 129 MCST/CAST 10 PCS5 50 A10 90 A19 130 V _{SS} 111 PCS6 51 AD4 91 V _{CC} 131 LCS/RASD 112 V _{CC} 52 AD12 92 AD7 131 LCS/RASD 113 PCS7 53 V _{SS} 93 AD15 132 V _{CC} 13 PCS7 53 V _{SS} 93 AD15 133 V _{CC} 14 ARDY 54 S6 94 BSIZE8 134 DCE_TCLK_B/PCM_FSC_B 15 SRDY 55 \$2 AD12 99 MUB 135 DCE_RCLK_B/PCM_FSC_B 16 WR 56 S1 96 WLB 136 DCE_RCLK_B/PCM_FSC_B 17 DT/R 57 S0 (USBXCVR) 97 RD 137 DCE_TSC_B 18 DEN/DS 58 RESOUT 98 HLDA (CLKSEL1) 130 DCE_TCLK_B/PCM_TSC_B 19 ALE 59 V _{CC} 99 HOLD 137 DCE_TSC_B/PCM_TSC_B 20 BHE (ADEN) 60 CLKOUT 100 V _{SS} 101 DSE_TO_B/PCM_TSC_B 21 V _{SS} 61 V _{SS} 101 RSPVD4UTXDPLS 141 TMROUTO 22 UCLKULSBSOFLUSSCO 62 QS0 102 RSRVD5UTXDMNS 142 TMRIND 23 RTR_HUDCE_RTR_D 63 QS1 102 RSRVD5UTXDVRCV 144 TMRINT 24 CTS_HUDCE_CTS_D/PCM_TSC_B 25 RXO_HU 66 AD5 106 V _{CC} 107 INTO 147 INTO 147 INTE/PWD 26 RXO_B 94 AT1 INTO 147 INTO 147 INTE/PWD 27 V _{CC} 67 AD13 107 INTO 147 INTE/PWD 28 AD0 68 V _{CC} 106 NSS 111 INTO 147 INTE/PWD 29 ADB 69 AT3 110 INTO 147 INTO 147 INTE/PWD 30 AD 70 AT4 110 INTO 147 INTE/PWD 31 AT 17 V _{SS} 111 INT 15 INTO | 4 | SDATA | 44 | A7 | 84 | A15 | 124 | DRQ0 |
| 6 PCST (USBSEL2) 46 AD3 86 AD6 128 MCSD (UCSKS) 7 PCSZ 47 AD11 87 AD14 127 MCSZ/CAST 8 PCSZ 48 V _{CG} 88 A17 128 MCSZ/CAST 9 PCSZ 48 A9 89 A18 129 MCSZ/CAST 10 PCSS 50 A10 90 A19 130 V _{SS} 11 PCSS 51 AD4 91 V _{CC} 131 LCS/RASO 12 V _{CG} 52 AD12 92 AD7 132 UCS (NOFE) 13 PCS7 53 V _{SS} 93 AD15 133 V _{CC} (NOFE) 14 ARDY 54 68 94 BSIZE8 134 DCE TCK, B' 15 SRDY 55 \$2 95 WHB 135 DCE TCK, B' 16 WR 56 \$1 96 | 5 | PCS0 (USBSEL1) | 45 | A8 | 85 | A16 | 125 | V _{CC} |
| 7 PCS2 47 AD11 87 AD14 127 MCSI√CASI 8 PCS3 48 V _{OC} 88 A17 128 MCSSZCASI 9 PCS4 (CLKSEL2) 49 A9 89 A18 129 MCSSZRASI 10 PCS5 50 A10 90 A19 130 V _{SS} 11 PCS6 51 AD4 91 V _{CC} 131 LCS/ARSI 12 V _{CC} 52 AD12 92 AD7 132 UCS (ONCE) 12 V _{CC} 53 V _{SS} 93 AD15 133 V _{CC} 14 ARDY 54 S6 94 BSIZEB 134 V _{CC} 15 SRDY 55 S2 95 WHB 135 DCE_TCLK_BY 16 WR 56 S1 96 WLB 136 DCE_TCLK_BY 17 DT/R 57 S0 (USBXCVR) 97 | 6 | PCS1 {USBSEL2} | 46 | AD3 | 86 | AD6 | 126 | |
| B | 7 | | 47 | AD11 | 87 | AD14 | 127 | |
| 9 PCS4 (CLKSEL2) | 8 | PCS3 | 48 | V _{CC} | 88 | A17 | 128 | MCS2/CAS0 |
| 10 | 9 | PCS4 (CLKSEL2) | 49 | | 89 | A18 | 129 | MCS3/RAS1 |
| 11 | 10 | | 50 | A10 | 90 | A19 | 130 | V _{SS} |
| 12 V_CC | 11 | PCS6 | 51 | AD4 | 91 | V _{CC} | 131 | |
| 13 | | V _{CC} | | AD12 | 92 | | 132 | UCS (ONCE) |
| 14 | | | 53 | Vss | 93 | AD15 | 133 | |
| 15 | 14 | | | | 94 | | | DCE_TCLK_B/ |
| 16 | 15 | SRDY | 55 | <u>\$2</u> | 95 | WHB | 135 | |
| 17 DT/R | 16 | WR | 56 | <u>S1</u> | 96 | WLB | 136 | |
| 19 ALE | 17 | DT/R | 57 | S0 (USBXCVR) | 97 | RD | 137 | DCE_CTS_B/ |
| PCM_TXD_B | 18 | DEN/DS | 58 | RESOUT | 98 | HLDA {CLKSEL1} | 138 | |
| 21 | 19 | ALE | 59 | V _{CC} | 99 | HOLD | 139 | |
| 22 | 20 | BHE {ADEN} | 60 | CLKOUT | 100 | V _{SS} | 140 | V _{SS} |
| 22 | 21 | V _{SS} | 61 | V _{SS} | 101 | RSRVD4/UTXDPLS | 141 | TMROUT0 |
| 24 CTS_HU/DCE_CTS_D/ PCM_TSC_D 64 A11 104 RSRVD1/UXVRCV 144 TMRIN1 25 RXD_HU 65 A12 105 DRQ1 145 INT6 26 TXD_HU 66 AD5 106 V _{CC} 146 INT7 27 V _{CC} 67 AD13 107 INT0 147 INT8/PWD 28 AD0 68 V _{CC} 108 V _{SS} 148 V _{CC} 29 AD8 69 A13 109 INT1 149 DCE_TCLK_C/ PCM_FSC_C 30 AO 70 A14 110 INT2 150 DCE_RCLK_C/ PCM_FSC_C 31 A1 71 V _{SS} 111 INT3 151 DCE_RCLK_C/ PCM_FSC_C 32 A2 72 V _{SS} _A 111 INT3 152 DCE_RCLK_C/ PCM_TSC_C 33 V _{SS} 73 X1 113 INT5 153 DCE_RXD_C/ PCM_RXD_C/ PCM_RXD_C/ PCM_TXD_C | 22 | UCLK/USBSOF/USBSCI | 62 | | 102 | RSRVD3/UTXDMNS | 142 | TMRIN0 |
| PCM_TSC_D | 23 | RTR_HU/DCE_RTR_D | 63 | QS1 | 103 | RSRVD2/UXVOE | 143 | TMROUT1 |
| 26 TXD_HU 66 AD5 106 V _{CC} 146 INT7 27 V _{CC} 67 AD13 107 INT0 147 INT8/PWD 28 AD0 68 V _{CC} 108 V _{SS} 148 V _{CC} 29 AD8 69 A13 109 INT1 149 DCE_TCLK_C/PCM_FSC_C 30 A0 70 A14 110 INT2 150 DCE_RCLK_C/PCM_FSC_C 31 A1 71 V _{SS} 111 INT3 151 DCE_RTLK_C/PCM_FSC_C 32 A2 72 V _{SS} .A 1112 INT4 152 DCE_RTLK_C/PCM_TSC_C 33 V _{SS} 73 X1 113 INT5 153 DCE_RTLC_C/PCM_TSC_C 34 AD1 74 X2 114 RES 154 DCE_TXD_C/PCM_TSC_C 35 AD9 75 USBX1 115 NMI 155 V _{SS} 36 A3 <t< td=""><td>24</td><td></td><td>64</td><td>A11</td><td>104</td><td>RSRVD1/UXVRCV</td><td>144</td><td>TMRIN1</td></t<> | 24 | | 64 | A11 | 104 | RSRVD1/UXVRCV | 144 | TMRIN1 |
| 27 | 25 | RXD_HU | 65 | A12 | 105 | DRQ1 | 145 | INT6 |
| 27 | 26 | TXD_HU | 66 | AD5 | 106 | V _{CC} | 146 | INT7 |
| 28 ADO 68 V _{CC} 108 V _{SS} 148 V _{CC} 29 AD8 69 A13 109 INT1 149 DCE_TCLK_C/PCM_CK_CPPCM_FSC_C 30 AO 70 A14 110 INT2 150 DCE_RCLK_CPPCM_CK_C 9CM_CLK_C PCM_CLK_C PCM_CLK_C PCM_CLK_C PCM_CLK_C 31 A1 71 V _{SS} 111 INT3 151 DCE_RCLK_CPPCM_CK_C 32 A2 72 V _{SS} _A 1112 INT4 152 DCE_RTR_C 33 V _{SS} 73 X1 113 INT5 153 DCE_RXD_C/PCM_RXD_C 34 AD1 74 X2 114 RES 154 DCE_TXD_C/PCM_RXD_C 35 AD9 75 USBX1 115 NMI 155 V _{SS} 36 A3 76 USBX2 116 DCE_TCLK_A/D/PCM_CLK_D DCE_RCLK_D/PCM_CLK_D 9CM_ECLK_D PCM_ECLK_A 157 | 27 | V _{CC} | 67 | AD13 | 107 | | 147 | INT8/PWD |
| 29 AD8 69 A13 109 INT1 149 DCE_TCLK_C/PCM_FSC_C 30 A0 70 A14 110 INT2 150 DCE_RCLK_C/PCM_CLK_C 31 A1 71 Vss 111 INT3 151 DCE_RTR_C 32 A2 72 Vss_A 112 INT4 152 DCE_RTR_C 33 Vss 73 X1 113 INT5 153 DCE_RXD_C/PCM_RXD_C 34 AD1 74 X2 114 RES 154 DCE_RXD_C/PCM_RXD_C 35 AD9 75 USBX1 115 NMI 155 Vss 36 A3 76 USBX2 116 DCE_TCLK_A/PCM_FSC_A DCE_RCLK_D/PCM_CLK_D 37 A4 77 Vcc_A 117 DCE_RCLK_A/PCM_CLK_A 157 CTS_U/PCM_CLK_D 38 AD2 78 Vcc 118 DCE_RXD_AGCL_DD_A/PCM_RXD_A PCM_RXD_A PCM_RXD_D 39 | 28 | | 68 | V _{CC} | 108 | V_{SS} | 148 | V _{CC} |
| PCM_CLK_C 31 | 29 | AD8 | 69 | | 109 | | 149 | DCE_TCLK_C/ |
| 32 A2 72 V _{SS} _A 112 INT4 152 DCE_CTS_C/PCM_TSC_C 33 V _{SS} 73 X1 113 INT5 153 DCE_RXD_C/PCM_RXD_C 34 AD1 74 X2 114 RES 154 DCE_TXD_C/PCM_TXD_C 35 AD9 75 USBX1 115 NMI 155 V _{SS} 36 A3 76 USBX2 116 DCE_TCLK_A/PCM_FSC_A PCM_CLK_D 37 A4 77 V _{CC} _A 117 DCE_RCLK_A/PCM_FSC_A DCE_RCLK_D/PCM_CLK_D 38 AD2 78 V _{CC} 118 DCE_RXD_AGCI_DD_A/PCM_RXD_D 39 AD10 79 V _{CC} _USB 119 DCE_TXD_AGCI_DU_A/PCM_TXD_D 310 PCM_TXD_A PCM_TXD_D 32 PCM_TXD_A PCM_TXD_D 33 PCM_TXD_A PCM_TXD_D 34 AD2 78 V _{CC} _USB 119 DCE_TXD_AGCI_DU_A/PCM_TXD_D 35 PCM_TXD_D PCM_TXD_D 36 PCM_TXD_D PCM_TXD_D 37 PCM_TXD_D 158 PXD_U/DCE_TXD_D/PCM_TXD_D 38 AD2 78 V _{CC} _USB 119 DCE_TXD_AGCI_DU_A/PCM_TXD_D 39 PCM_TXD_D PCM_TXD_D 39 PCM_TXD_D PCM_TXD_D 30 PCM_TXD_D PCM_TXD_D 30 PCM_TXD_D PCM_TXD_D 30 PCM_TXD_D PCM_TXD_D 31 PCM_TXD_D 32 PCM_TXD_D 33 PCM_TXD_D 34 PCM_TXD_D 35 PCM_TXD_D 36 PCM_TXD_D 37 PCM_TXD_D 38 PCM_TXD_D 39 PCM_TXD_D 30 PCM_TXD_D 31 PCM_TXD_D 32 PCM_TXD_D 33 PCM_TXD_D 34 PCM_TXD_D 35 PCM_TXD_D 36 PCM_TXD_D 37 PCM_TXD_D 38 PCM_TXD_D 39 PCM_TXD_D 30 PCM_TXD_D 30 PCM_TXD_D 30 PCM_TXD_D 30 PCM_TXD_D 31 PCM_TXD_D 31 PCM_TXD_D 32 PCM_TXD_D 33 PCM_TXD_D 34 PCM_TXD_D 35 PCM_TXD_D 36 PCM_TXD_D 37 PCM_TXD_D 38 PCM_TXD_D 38 PCM_TXD_D 39 PCM_TXD_D 30 PCM_TXD_D 30 PCM_TXD_D 30 PCM_TXD_D 30 PCM_TXD_D 31 PCM_TXD_D 31 PCM_TXD_D 31 PCM_TXD_D 32 PCM_TXD_D 33 PCM_TXD_D 34 PCM_TXD_D 35 PCM_TXD_D 36 PCM_TXD_D 37 PCM_TXD_D 38 PCM_TXD_D | 30 | AO | 70 | A14 | 110 | INT2 | 150 | |
| PCM_TSC_C 33 | 31 | A1 | 71 | V _{SS} | 111 | INT3 | 151 | |
| PCM_RXD_C | 32 | A2 | 72 | V _{SS} _A | 112 | INT4 | 152 | |
| PCM_TXD_C | 33 | V _{SS} | | | | | 153 | PCM_RXD_C |
| 36 A3 76 USBX2 116 DCE_TCLK_A/ GCI_FSC_A/ PCM_FSC_A 156 RTR_U/ DCE_RCLK_D/ PCM_FSC_A PCM_CLK_D 37 A4 77 V _{CC} _A 117 DCE_RCLK_A/ GCI_DCL_A/ PCM_CLK_A 157 CTS_U/ DCE_TCLK_D/ PCM_CLK_A 157 DCE_TCLK_D/ PCM_FSC_D 38 AD2 78 V _{CC} 118 DCE_RXD_AGCI_DD_A/ PCM_RXD_A 158 RXD_U/DCE_RXD_D/ PCM_RXD_A PCM_RXD_D 39 AD10 79 V _{CC} _USB 119 DCE_TXD_AGCI_DU_A/ PCM_TXD_A 159 TXD_U/DCE_TXD_D/ PCM_TXD_A PCM_TXD_D | | | | | | | 154 | PCM_TXD_C |
| GCI_FSC_A/ | | | | | 115 | | 155 | |
| GCI_DCL_A/ DCE_TCLK_D/ PCM_FSC_D | 36 | A3 | 76 | USBX2 | 116 | GCI_FSC_A/ | 156 | DCE_RCLK_D/ |
| PCM_RXD_A PCM_RXD_D 39 AD10 79 V _{CC} _USB 119 DCE_TXD_A/GCI_DU_A/ 159 TXD_U/DCE_TXD_D/ PCM_TXD_A PCM_TXD_D | 37 | A4 | 77 | V _{CC} _A | 117 | GCI_DCL_A/ PCM_CLK_A | 157 | DCE_TCLK_D/ |
| PCM_TXD_A PCM_TXD_D | 38 | AD2 | 78 | V _{CC} | 118 | DCE_RXD_A/GCI_DD_A/ | 158 | |
| 40 V_{CC} 80 USBD-/UDMNS 120 V_{CC} 160 V_{CC} | 39 | AD10 | 79 | V _{CC} _USB | 119 | | 159 | TXD_U/DCE_TXD_D/ PCM_TXD_D |
| | 40 | V _{CC} | 80 | USBD-/UDMNS | 120 | V _{CC} | 160 | V _{CC} |

Table 2. PQFP Pin Assignments—Sorted by Signal Name

| Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. | Signal Name | Pin No. |
|-------------|---------|--|---------|-----------------------------------|---------|----------------------|---------|
| A0 | 30 | CLKOUT | 60 | MCS3/RAS1 | 129 | USBD-/UDMNS | 80 |
| A1 | 31 | CTS_HU/DCE_CTS_D/ PCM_TSC_D | 24 | NMI | 115 | USBX1 | 75 |
| A2 | 32 | CTS_U/DCE_TCLK_D/ PCM_FSC_D | 157 | PCS0 {USBSEL1} | 5 | USBX2 | 76 |
| A3 | 36 | DCE_CTS_A/PCM_TSC_A | 123 | PCS1 {USBSEL2} | 6 | V _{cc} | 12 |
| A4 | 37 | DCE_CTS_B/ PCM_TSC_B | 137 | PCS2 | 7 | V _{CC} | 27 |
| A5 | 42 | DCE_CTS_C/PCM_TSC_C | 152 | PCS3 | 8 | V _{CC} | 40 |
| A6 | 43 | DCE_RCLK_A/ GCI_DCL_A/PCM_CLK_A | 117 | PCS4 {CLKSEL2} | 9 | V _{CC} | 48 |
| A7 | 44 | DCE_RCLK_B/ PCM_CLK_B | 135 | PCS5 | 10 | V _{CC} | 59 |
| A8 | 45 | DCE_RCLK_C/PCM_CLK_C | 150 | PCS6 | 11 | V _{CC} | 68 |
| A9 | 49 | DCE_RTR_A | 122 | PCS7 | 13 | V _{CC} | 78 |
| A10 | 50 | DCE_RTR_B | 136 | QS0 | 62 | V _{CC} | 91 |
| A11 | 64 | DCE_RTR_C | 151 | QS1 | 63 | V _{CC} | 106 |
| A12 | 65 | DCE_RXD_A/GCI_DD_A/ PCM_RXD_A | 118 | RD | 97 | V _{CC} | 120 |
| A13 | 69 | DCE_RXD_B/ PCM_RXD_B | 138 | RES | 114 | V _{CC} | 125 |
| A14 | 70 | DCE_RXD_C/ PCM_RXD_C | 153 | RESOUT | 58 | V _{CC} | 133 |
| A15 | 84 | DCE_TCLK_A/ GCI_FSC_A/ PCM_FSC_A | 116 | RSRVD1/UXVRCV | 104 | V _{CC} | 148 |
| A16 | 85 | DCE_TCLK_B/ PCM_FSC_B | 134 | RSRVD2/UXVOE 103 | | V _{CC} | 160 |
| A17 | 88 | DCE_TCLK_C/ PCM_FSC_C | 149 | RSRVD3/UTXDMNS 102 | | V _{CC} _A | 77 |
| A18 | 89 | DCE_TXD_A/GCI_DU_A/ PCM_TXD_A | 119 | RSRVD4/UTXDPLS | 101 | V _{CC} _USB | 79 |
| A19 | 90 | DCE_TXD_B/ PCM_TXD_B | 139 | RTR_HU/DCE_RTR_D | 23 | V _{SS} | 1 |
| AD0 | 28 | DCE_TXD_C/ PCM_TXD_C | 154 | RTR_U/DCE_RCLK_D/ PCM_CLK_D | 156 | V _{SS} | 21 |
| AD1 | 34 | DEN/DS | 18 | RXD_HU | 25 | V_{SS} | 33 |
| AD2 | 38 | DRQ0 | 124 | RXD_U/ DCE_RXD_D/ PCM_RXD_D | 158 | V _{SS} | 41 |
| AD3 | 46 | DRQ1 | 105 | S0 (USBXCVR) | 57 | V _{SS} | 53 |
| AD4 | 51 | DT/R | 17 | S1 | 56 | V_{SS} | 61 |
| AD5 | 66 | HLDA (CLKSEL1) | 98 | S2 | 55 | V_{SS} | 71 |
| AD6 | 86 | HOLD | 99 | S6 | 54 | V _{SS} | 83 |
| AD7 | 92 | INT0 | 107 | SCLK | 3 | V _{SS} | 100 |
| AD8 | 29 | INT1 | 109 | SDATA | 4 | V_{SS} | 108 |
| AD9 | 35 | INT2 | 110 | SDEN | 2 | V_{SS} | 121 |
| AD10 | 39 | INT3 | 111 | SRDY | 15 | V_{SS} | 130 |
| AD11 | 47 | INT4 | 112 | TMRIN0 | 142 | V_{SS} | 140 |
| AD12 | 52 | INT5 | 113 | TMRIN1 | 144 | V_{SS} | 155 |
| AD13 | 67 | INT6 | 145 | TMROUT0 | 141 | V _{SS} _A | 72 |
| AD14 | 87 | INT7 | 146 | TMROUT1 | 143 | V _{SS} _USB | 82 |
| AD15 | 93 | INT8/PWD | 147 | TXD_HU | 26 | WHB | 95 |
| ALE | 19 | LCS/RAS0 | 131 | TXD_U/DCE_TXD_D/ PCM_TXD_D | 159 | WLB | 96 |
| ARDY | 14 | MCS0 (UCSX8) | 126 | UCLK/USBSOF/USBSCI | 22 | WR | 16 |
| BHE {ADEN} | 20 | MCS1/CAS1 | 127 | UCS (ONCE) | 132 | X1 | 73 |
| BSIZE8 | 94 | MCS2/CAS0 | 128 | USBD+/UDPLS | 81 | X2 | 74 |

Signal Descriptions

Table 4 contains a description of the Am186CC controller signals. Table 3 describes the terms used in Table 4. The signals are organized alphabetically within the following functional groups:

- Bus interface/general-purpose DMA request (page 13)
- Clocks/reset/watchdog timer (page 16)
- Pinstraps (page 88)
- No connects (page 17)
- Power and ground (page 18)
- Debug support (page 18)
- Chip selects (page 18)
- DRAM (page 19)
- Interrupts (page 20)
- Programmable I/O (PIOs) (page 20)
- Programmable timers (page 21)
- Asynchronous serial ports (UART and high-speed UART) (page 21)
- SSI (page 22)
- HDLC synchronous communications: channels A-D for Data Communications Equipment (DCE), Pulse-Code Modulation (PCM), and General Circuit Interface (GCI) interfaces (page 22)
- USB (page 25)

Table 3. Signal Description Table Definitions

| Term | Definition |
|------------|--|
| General to | erms |
| [] | Pin alternate function; a pin defaults to the signal named without the brackets |
| {} | Reset configuration pin (pinstrap) |
| pin | Refers to the physical wire |
| reset | An external or power-on reset is caused by asserting RES. An internal reset is initiated by the watchdog timer. A system reset is one that resets the Am186CC controller (the CPU plus the internal peripherals) as well as any external peripherals connected to RESOUT. An external reset always causes a system reset; an internal reset can optionally cause a system reset. |
| signal | Refers to the electrical signal that flows across a pin |
| SIGNAL | A line over a signal name indicates that the signal is active Low; a signal name without a line is active High |
| Signal typ | pes |
| В | Bidirectional |
| Н | High |
| LS | Programmable to hold last state of pin |
| 0 | Totem pole output |
| OD | Open drain output |
| OD-O | Open drain output or totem pole output |
| PD | Internal pulldown resistor |
| PU | Internal pullup resistor |
| STI | Schmitt trigger Input |
| STI-OD | Schmitt trigger input or open drain output |
| TS | Three-state output |

Table 4. Signal Descriptions

| Signal Name | Multiplexed Signal(s) | Туре | Description |
|-------------|--------------------------|--------|--|
| BUS INTERFA | CE/GENERAL-PURP | OSE DI | MA REQUEST |
| A19–A0 | _ | 0 | Address Bus supplies nonmultiplexed memory or I/O addresses to the system one half of a CLKOUT period earlier than the multiplexed address and data bus (AD15–AD0). During bus-hold or reset conditions, the address bus is three-stated with pulldowns. When the lower or upper chip-select regions are configured for DRAM mode, the A19–A0 bus provides the row and column addresses at the appropriate times. |
| | | | The upper and lower memory chip-select ranges can be individually configured for DRAM mode. |
| AD15–AD0 | _ | В | Address and Data Bus time-multiplexed pins supply memory or I/O addresses and data to the system. This bus can supply an address to the system during the first period of a bus cycle (t_1) . It transmits (write cycle) or receives (read cycle) data to or from the system during the remaining periods of that cycle (t_2, t_3, t_4) , The address phase of these pins can be disabled—see the $\{ADEN\}$ pin description in Table 31, "Reset Configuration Pins (Pinstraps)" on page 88. |
| | | | During a reset condition, the address and data bus is three-stated with pulldowns, and during a bus hold it is three-stated. |
| | | | In addition, during a reset the state of the address and data bus pins (AD15–AD0) is latched into the Reset Configuration (RESCON) register. This feature can be used to provide software with information about the external system at reset time. |
| ALE | [PIO33] | 0 | Address Latch Enable indicates to the system that an address appears on the address and data bus (AD15–AD0). The address is guaranteed valid on the falling edge of ALE. |
| | | | ALE is three-stated and has a pulldown resistor during bus-hold or reset conditions. |
| ARDY | [PIO8] | STI | Asynchronous Ready is a true asynchronous ready that indicates to the Am186CC controller that the addressed memory space or I/O device will complete a data transfer. The ARDY pin is asynchronous to CLKOUT and is active High. To guarantee the number of wait states inserted, ARDY or SRDY must be synchronized to CLKOUT. If the falling edge of ARDY is not synchronized to CLKOUT as specified, an additional clock period can be added. To always assert the ready condition to the microcontroller, tie ARDY and SRDY. |
| | | | To always assert the ready condition to the microcontroller, tie ARDY and SRDY High. If the system does not use ARDY, tie the pin Low to yield control to SRDY. |

| Signal Name | Multiplexed Signal(s) | Туре | Description | | | | | | |
|-------------|-----------------------|------|--|--|--|--|--|--|--|
| BHE | [PIO34] {ADEN} | 0 | O Bus High Enable: During a memory access, BHE and the least-significant address bit (AD0) indicate to the system which bytes of the data bus (upper, lower, or both) participate in a bus cycle. The BHE and AD0 pins are encoded as follows: Data Byte Encoding | | | | | | |
| | | | BHE | AD0 | Type of Bus Cycle | | | | |
| | | | 0 | 0 | Word transfer | | | | |
| | | | 0 | 1 | High byte transfer (bits 15–8) | | | | |
| | | | 1 | 0 | Low byte transfer (bits 7–0) | | | | |
| | | | 1 | 1 | Refresh | | | | |
| | | | write enables, and bus interface. BHE also signals D data (AD) bus. A reDuring refresh cycleduring the t ₂ , t ₃ , and | RAM refresh of the stresh cycle is es, the AD bust the stress. The this reason, the stress is the stress of the st | actionality of BHE and AD0 for high and low byte ng appropriate for use with the nonmultiplexed ecycles when using the multiplexed address and indicated when both BHE and AD0 are High. In a significant of the significant of the AD0 are during the table value driven on the A bus is undefined during the AO signal cannot be used in place of the AD0 s. | | | | |
| BSIZE8 | _ | 0 | Bus Size 8 is assertindicate a 16-bit cy | | t ₄ to indicate an 8-bit cycle, or is deasserted to | | | | |
| DEN | [DS] [PIO30] | 0 | Data Enable supplies an output enable to an external data-bus transceiver. DEN is asserted during memory and I/O cycles. DEN is deasserted when DT/R changes state. DEN is three-stated with a pullup during bus-hold or reset conditions. | | | | | | |
| [DS] | DEN PIO30 | 0 | Data Strobe provides a signal where the write cycle timing is identical to the read cycle timing. When used with other control signals, [DS] provides an interface for 68K-type peripherals without the need for additional system interface logic. When [DS] is asserted, addresses are valid. When [DS] is asserted on writes, data is valid. When [DS] is asserted on reads, data can be driven on the AD bus. Following a reset, this pin is configured as DEN. The pin is then configured by software to operate as [DS]. | | | | | | |
| DT/R | [PIO29] | 0 | Data Transmit or Receive indicates which direction data should flow through an external data-bus transceiver. When DT/\overline{R} is asserted High, the Am186CC controller transmits data. When this pin is deasserted Low, the controller receives data. DT/\overline{R} is three-stated with a pullup during a bus-hold or reset condition. | | | | | | |
| DRQ1 | _ | STI | DMA Requests 1 and 0 indicate to the Am186CC controller that an external | | | | | | |
| [DRQ0] | PIO9 | STI | | internally syn | el to perform a transfer. DRQ1-[DRQ0] are chronized. DRQ1-[DRQ0] are not latched and . | | | | |

| Signal Name | Multiplexed Signal(s) | Туре | Description |
|-------------|--------------------------|------|--|
| HLDA | {CLKSEL1} | 0 | Bus-Hold Acknowledge is asserted to indicate to an external bus master that the Am186CC controller has relinquished control of the local bus. When an external bus master requests control of the local bus (by asserting HOLD), the microcontroller completes the bus cycle in progress, then relinquishes control of the bus to the external bus master by asserting HLDA and three-stating \$\overline{\text{S2}}\overline{\text{S0}}\$, AD15-AD0, \$6, and \$\text{A19}\overline{\text{A0}}\$. The following are also three-stated and have pullups: \$\overline{\text{UCS}}\$, \$\overline{\text{MCS3}}\overline{\text{MCS3}}\$, \$\overline{\text{PCS7}}\overline{\text{PCS0}}\$, \$\overline{\text{DEN}}\$, \$\overline{\text{RD}}\$, \$\overline{\text{WHB}}\$, \$\overline{\text{WHB}}\$, \$\overline{\text{WLB}}\$, and \$\overline{\text{DT/R}}\$. ALE is three-stated and has a pulldown. When the external bus master has finished using the local bus, it indicates this to the \$\text{Am186CC}\$ controller by deasserting HOLD. The controller responds by deasserting HLDA. If the \$\text{Am186CC}\$ controller requires access to the bus (for example, for refresh), the controller deasserts HLDA before the external bus master deasserts HOLD. The external bus master must be able to deassert HOLD and allow the controller access to the bus. See the timing diagrams for bus hold on page 67 and |
| | | | page 67. |
| HOLD | | STI | Bus-Hold Request indicates to the Am186CC controller that an external bus master needs control of the local bus. The Am186CC controller's HOLD latency time—the time between HOLD request and HOLD acknowledge—is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is second only to DRAM refresh requests in priority of activity requests received by the processor. This implies that if a HOLD request is received just as a DMA transfer begins, the HOLD latency can be as great as four bus cycles. This occurs if a DMA word transfer operation is taking place from an odd address to an odd address. This is a total of 16 clock cycles or more if wait states are required. In addition, if locked transfers are performed, the HOLD latency time is increased by the length of the locked transfer. HOLD latency is also potentially increased by DRAM refreshes. The board designer is responsible for properly terminating the HOLD input. For more information, see the HLDA pin description. |
| RD | _ | 0 | Read Strobe indicates to the system that the Am186CC controller is performing |
| | | | a memory or I/O read cycle. RD is guaranteed to not be asserted before the address and data bus is three-stated during the address-to-data transition. RD is three-stated with a pullup during bus-hold or reset conditions. |
| S6 | | 0 | Bus Cycle Status Bit 6: This signal is asserted during t ₁ -t ₄ to indicate a DMA-initiated bus cycle. S6 is three-stated during bus hold and three-stated with a pulldown during reset. |
| SRDY | [PIO35] | STI | Synchronous Ready indicates to the Am186CC controller that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active High input synchronized to CLKOUT. Using SRDY instead of ARDY allows a relaxed system timing because of the elimination of the one-half clock period required to internally synchronize ARDY. To always assert the ready condition to the microcontroller, tie SRDY High. If the system does not use SRDY, tie the pin Low to yield control to ARDY. |

| Signal Name | Multiplexed | Type | <u> </u> | | oonput | J.113 (O | ontinued) | |
|-------------------|-------------|--------|---|--|--|--|--|------------------|
| \$2 \$1 \$0 | Signal(s) | 0 | Bus Co S2 can data tra | Bus Cycle Status 2–0 indicate to the system the type of bus cycle in progress. S2 can be used as a logical memory or I/O indicator, and S1 can be used as a data transmit or receive indicator. S2–S0 are three-stated during bus hold and three-stated with a pullup during reset. The S2–S0 pins are encoded as follows: | | | | |
| | | | | <u>52</u> | <u>S1</u> | <u>so</u> | Bus Status Pins Bus Cycle | |
| | | | | 0 | 0 | 0 | Reserved | |
| | | | | 0 | 0 | 1 | Read data from I/O | |
| | | | | 0 | 1 | 0 | Write data to I/O | |
| | | | | 0 | 1 | 1 | Halt | |
| | | | | 1 | 0 | 0 | Instruction fetch | |
| | | | | 1 | 0 | 1 | Read data from memory | |
| | | | | 1 | 1 | 0 | Write data to memory | |
| | | | | 1 | 1 | 1 | None (passive) | |
| WHB WLB | [PIO15] | 0 0 | data bu microco Howev externa WHB is pin is 1 WLB is pin is the Write \$\frac{1}{2}\$ | us (uppe ontroller er, by us al addres s asserte three-sta s asserte hree-sta Strobe ir ory or I/C | er, lower, designs sing WHI ss latch the d with A ated with d with A ted with ndicates | or both , this int B and V that wer D15-AI a pullu D7-AD a pullur to the s | w Byte indicate to the system which bytes of the participate in a write cycle. In 80C186 formation is provided by BHE, ADO, and WR. WLB, the standard system interface logic and re required are eliminated. D8. WHB is the logical AND of BHE and WR. The during bus-hold or reset conditions. D8. WLB is the logical AND of ADO and WR. The during bus-hold or reset conditions. D9. WLB is the logical AND of ADO and WR. The during bus-hold or reset conditions. D9. WLB is the logical AND of ADO and WR. The during bus-hold or reset conditions. | his nis to |
| CLKOUT | _ | 0 | CPU meither to mode. CLKOUThe DI signal. Manual | node sele the PLL to (See Tal JT rema SCLK bi Refer to to (order in | ect pinst frequence ble 31, "lins activ it in the S the <i>Am</i> #21916) s AC tim | raps, {C cy or the Reset C e during SYSCO 186™C | ck to the system. Depending on the values of the LKSEL1 and {CLKSEL2}, CLKOUT operates a source input frequency during PLL Bypass configuration Pins (Pinstraps)" on page 88.) by bus-hold or reset conditions. No register can be set to disable the CLKOUT and Communications Controller Register Set conficutions not associated with SSI, HDLCs, thronous to CLKOUT. | |

| | | Table | 4. Signal Descriptions (Continued) |
|----------------|-------------------------------|----------|---|
| Signal Name | Multiplexed Signal(s) | Туре | Description |
| RES | _ | STI | Reset requires the Am186CC controller to perform a reset. When $\overline{\text{RES}}$ is asserted, the controller immediately terminates its present activity, clears its internal logic, and on the deassertion of $\overline{\text{RES}}$, transfers CPU control to the reset address FFFF0h. |
| | | | RES must be asserted for at least 1 ms to allow the internal circuits to stabilize. |
| | | | $\overline{\text{RES}}$ can be asserted asynchronously to CLKOUT because $\overline{\text{RES}}$ is synchronized internally. For proper initialization, V_{CC} must be within specifications, and CLKOUT must be stable for more than four CLKOUT periods during which $\overline{\text{RES}}$ is asserted. |
| | | | If $\overline{\text{RES}}$ is asserted while the watchdog timer is performing a watchdog-timer reset, the external reset takes precedence over the watchdog-timer reset. This means that the RESOUT signal asserts as with any external reset and the WDTCON register will not have the RSTFLAG bit set. In addition, the controller will exit reset based on the external reset timing, i.e., 4.5 clocks after the deassertion of $\overline{\text{RES}}$ rather than 2^{16} clocks after the watchdog timer timeout occurred. |
| | | | The Am186CC controller begins fetching instructions approximately 6.5 CLKOUT periods after RES is deasserted. This input is provided with a Schmitt trigger to facilitate power-on RES generation via an RC network. |
| RESOUT | _ | 0 | Reset Out indicates that the Am186CC controller is being reset (either externally or internally), and the signal can be used as a system reset to reset any external peripherals connected to RESOUT. |
| | | | During an external reset, RESOUT remains active (High) for two clocks after RES is deasserted. The controller exits reset and begins the first valid bus cycle approximately 4.5 clocks after RES is deasserted. |
| [UCLK] | [USBSOF] [USBSCI] PIO21 | STI | UART Clock can be used instead of the processor clock as the source clock for either the UART or the high-speed UART. The source clock for the UART and the high-speed UART are selected independently and both can use the same source. |
| USBX1 USBX2 | _ | STI O | USB Controller Crystal Input (USBX1) and USB Controller Crystal Output (USBX2) provide connections for a fundamental mode, parallel-resonant crystal used by the internal USB oscillator circuit. |
| | | | If the CPU crystal is used to generate the USB clock, USBX1 must be pulled down. |
| X1 | _ | STI | CPU Crystal Input (X1) and CPU Crystal Output (X2) provide connections for a fundamental mode, parallel-resonant crystal used by the internal oscillator |
| X2 | _ | 0 | circuit. If an external oscillator is used, inject the signal directly into X1 and leave X2 floating. |
| PINSTRAPS (Se | ∍e Table 31, "Reset C | onfigur | ation Pins (Pinstraps)" on page 88.) |
| NO CONNECTS | <u> </u> | | |
| RSVRD4 | UTXDPLS | _ | RSVRD4–RSVRD1 are the default configuration for these pins unless pinstrap {USBXCVR} is sampled Low on the rising edge of RESET. |
| RSVRD3 | UTXDMNS | _ | . , , , |
| RSVRD2 | UXVOE | _ | |
| RSVRD1 | UXVRCV | _ | |

| Signal Name | Multiplexed Signal(s) | Table Type | Description | | | | |
|-------------------------------|---|---------------|--|---|-------------------|--|--|
| POWER AND G | | | | | | | |
| V _{CC} (15) | _ | STI | | Digital Power Supply pins supply power (+3.3 ± 0.3 V) to the Am186CC controller logic. | | | |
| V _{CC} _A (1) | _ | STI | Analog Pow PLLs. | er Sup | ply pi | n supplies power (+3.3 \pm 0.3 V) to the oscillators and | |
| V _{CC} _USB (1) | _ | STI | USB Power | Suppl | y pin s | upplies power (+3.3 ± 0.3 V) to the USB block. | |
| V _{SS} (15) | _ | STI | Digital Grou l ground. | nd pin | s conn | ect the Am186CC controller logic to the system | |
| V _{SS} _A (1) | _ | STI | Analog Grou | ı nd pir | n conne | ects the oscillators and PLLs to the system ground. | |
| V _{SS} _USB (1) | _ | STI | USB Ground | l pin c | onnect | s the USB block to the system ground. | |
| DEBUG SUPPO | ORT | | | | | | |
| QS1-QS0 | _ | 0 | | | | provide information to the system concerning the the instruction queue. The pins have the following Queue Status Pins | |
| | | | | QS1 | QS0 | | |
| | | | | 0 | 0 | None | |
| | | | | 0 | 1 | First opcode byte fetched from queue | |
| | | | | 1 | 0 | Queue was initialized | |
| | | | | 1 | 1 | Subsequent byte fetched from queue | |
| CLKOUT, {CLKS RESOUT, S2-S | The following signals are also used by emulators: A19–A0, AD15–AD0, {ADEN}, ALE, ARDY, BHE, BSIZE8, CAS1–CAS0, CLKOUT, {CLKSEL2–CLKSEL1}, HLDA, HOLD, LCS, MCS3–MCS0, NMI, {ONCE}, QS1–QS0, RAS1–RAS0, RD, RES, RESOUT, S2–S0, S6, SRDY, UCS, {UCSX8}, V _{CC} , WHB, WLB, WR. See the <i>Am186</i> TM CC Communications Controller User's Manual, order #21914, for more information. | | | | | | |
| CHIP SELECTS | 3 | | | | | | |
| <u>LCS</u> | [RAS0] | 0 | progress to the memory block | ne lowe k are p us size | er men orogran | ect indicates to the system that a memory access is in nory block. The base address and size of the lower nmable up to 512 Kbyte. CCS can be configured for 8-is three-stated with a pullup resistor during bus-hold | |
| MCS2 MCS1 | [RAS1] PIO5 [CAS0] [CAS1] | 0 | Midrange Memory Chip Selects 3–0 indicate to the system that a memory access is in progress to the corresponding region of the midrange memory block. The base address and size of the midrange memory block are programmable. The midrange chip selects can be configured for 8-bit or 16-bit bus size. The midrange chip selects are three-stated with pullup resistors during bus-hold or reset conditions. | | | | |
| [MCS0] | { UCSX8 } PIO4 | | [MCS0] can be programmed as the chip select for the entire middle chip select address range. | | | | |
| | | | Unlike the UCS and LCS chip selects that operate relative to the earlier timing of the nonmultiplexed A address bus, the MCS outputs assert with the multiplexed AD address and data bus timing. | | | | |

| Table 4. Signal Descriptions (Continued) | | | | | |
|--|--------------------------|------|---|--|--|
| Signal Name | Multiplexed Signal(s) | Туре | Description | | |
| [PCS7] | PIO31 | 0 | Peripheral Chip Selects 7–0 indicate to the system that an access is in | | |
| [PCS6] | PIO32 | | progress to the corresponding region of the peripheral address block (either I/O or memory address space). The base address of the peripheral address block is programmable. PCS7–PCS0 are three-stated with pullup resistors during bus- | | |
| [PCS5] | PIO2 | | hold or reset conditions. | | |
| [PCS4] | PIO3 {CLKSEL2} | | Unlike the UCS and LCS chip selects that operate relative to the earlier timing of the nonmultiplexed A address bus, the PCS outputs assert with the multiplexed AD address and data bus timing. | | |
| PCS3 | _ | | | | |
| PCS2 | _ | | | | |
| PCS1 | [PIO14] {USBSEL2} | | | | |
| PCS0 | [PIO13] {USBSEL1} | | | | |
| <u>ucs</u> | {ONCE} | 0 | Upper Memory Chip Select indicates to the system that a memory access is in progress to the upper memory block. The base address and size of the upper memory block are programmable up to 512 Kbytes. UCS is three-stated with a weak pullup during bus-hold or reset conditions. The UCS can be configured for an 8-bit or 16-bit bus size out of reset. For additional information, see the {UCSX8} pin description in Table 31, "Reset | | |
| | | | Configuration Pins (Pinstraps)" on page 88. After reset, UCS is active for the 64-Kbyte memory range from F0000h to FFFFFh, including the reset address of FFFF0h. | | |
| DRAM | | | | | |
| [CAS1] [CAS0] | MCS1 MCS2 | 0 | Column Address Strobes 1–0: When either the upper or lower chip select regions are configured for DRAM, these pins provide the column address strobe signals to the DRAM. The CAS signals can be used to perform byte writes in a manner similar to WHB and WLB, respectively. | | |
| [RAS1] | [MCS3] PIO5 | 0 | Row Address Strobe 1: When the upper chip select region is configured to DRAM, this pin provides the row address strobe signal to the upper DRAM bank. | | |
| [RAS0] | <u>LCS</u> | 0 | Row Address Strobe 0: When the lower chip select region is configured to DRAM, this pin provides the row address strobe signal to the lower DRAM bank. | | |

| Signal Name | Multiplexed Signal(s) | Туре | Description | |
|---------------------|---|------------|---|--|
| INTERRUPTS | | | | |
| NMI | | STI | Nonmaskable Interrupt indicates to the Am186CC controller that an interrupt request has occurred. The NMI signal is the highest priority hardware interrupt and cannot be masked. The controller always transfers program execution to the location specified by the nonmaskable interrupt vector in the controller's interrupt vector table when NMI is asserted. | |
| | | | Although NMI is the highest priority interrupt source, it does not participate in the priority resolution process of the maskable interrupts. There is no bit associated with NMI in the interrupt in-service or interrupt request registers. This means that a new NMI request can interrupt an executing NMI interrupt service routine. As with all hardware interrupts, the interrupt flag (IF) is cleared when the processor takes the interrupt, disabling the maskable interrupt sources. However, if maskable interrupts are re-enabled by software in the NMI interrupt service routine (for example, via the STI instruction), the fact that an NMI is currently in service does not have any effect on the priority resolution of maskable interrupt requests. For this reason, it is strongly advised that the interrupt service routine for NMI should not enable the maskable interrupts. An NMI transition from Low to High is latched and synchronized internally, and it initiates the interrupt at the next instruction boundary. To guarantee that the interrupt | |
| | | | is recognized, the NMI pin must be asserted for at least one CLKOUT period. | |
| FIN I TO 1 | rouro. | 0.71 | The board designer is responsible for properly terminating the NMI input. | |
| [INT8] | [PWD] PIO6 PIO7 | STI STI | Maskable Interrupt Requests 8–0 indicate to the Am186CC controller that an external interrupt request has occurred. If the individual pin is not masked, the controller transfers program execution to the location specified by the associated interrupt vector in the controller's interrupt vector table. | |
| [INT7] | PIO7 | 511 | interrupt vector in the controller's interrupt vector table. | |
| [INT6] INT5–INT0 | PIO19 — | STI STI | Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. The interrupt polarity is programmable. To guarantee interrupt recognition for edge-triggered interrupts, the user should hold the interrupt source for a minimum of five system clocks. A second interrupt from the same source is not recognized until after an acknowledge of the first. | |
| | | | The board designer is responsible for properly terminating the INT8–INT0 inputs. | |
| | | | 015, PIO27, PIO29, PIO30, PIO33, PIO34, and PIO35. (See the <i>Am186™CC</i> order #21914 for more information.) | |
| PROGRAMMAE | BLE I/O (PIOS) | | | |
| PIO47-PIO0 | (See Table 29 on page 86 and Table 30 on page 87.) | В | Shared Programmable I/O pins can be programmed with the following attributes: PIO function (enabled/disabled), direction (input/output), and weak pullup or pulldown. | |
| | - Fago 07./ | | After a reset, the PIO pins default to various configurations. The column entitled "Pin Configuration Following System Reset" in Table 29 on page 86 and Table 30 on page 87 lists the defaults for the PIOs. Most of the PIO pins are configured as PIO inputs with pullup after reset. See Table 35 on page 90 for detailed termination information for all pins. The system initialization code must reconfigure any PIO pins as required. | |
| | | | PIO5, PIO15, PIO27, PIO29, PIO30, and PIO33-PIO35 are capable of generating an interrupt on the shared interrupt channel 14. | |
| | | | The multiplexed signals ALE, ARDY, BHE, DEN, DT/R, PCS1-PCS0, SRDY, and WR default to non-PIO operation at reset. | |

| Signal Name | Multiplexed Signal(s) | Туре | 4. Signal Descriptions (Continued) Description | |
|----------------|--------------------------------------|-------|---|--|
| PROGRAMMA | | | | |
| [PWD] | [INT8] PIO6 | STI | Pulse-Width Demodulator: If pulse-width demodulation is enabled, [PWD] processes a signal through the Schmitt trigger input. [PWD] is used internally to drive [TMRIN0] and [INT8], and [PWD] is inverted internally to drive [TMRIN1] and an additional internal interrupt. If interrupts are enabled and Timer 0 and Timer 1 are properly configured, the pulse width of the alternating [PWD] signal can be calculated by comparing the values in Timer 0 and Timer 1. In PWD mode, the signals [TMRIN0]/PIO27 and [TMRIN1]/PIO0 can be used as PIOs. If they are not used as PIOs they are ignored internally. The additional internal interrupt used in PWD mode uses the same interrupt channel as [INT7]. If [INT7] is to be used, it must be assigned to the shared | |
| [TMRIN1] | PIO0 | STI | interrupt channel. Timer Inputs 1–0 supply a clock or control signal to the internal Am186CC | |
| [TMRINO] | PIO27 | STI | controller timers. After internally synchronizing a Low-to-High transition on [TMRIN1]–[TMRIN0], the microcontroller increments the timer. [TMRIN1]– [TMRIN0] must be tied High if not being used. When PIO is enabled for one or both, the pin is pulled High internally. | |
| | | | [TMRIN1]-[TMRIN0] are driven internally by [INT8]/[PWD] when pulse-width demodulation functionality is enabled. The [TMRIN1]-[TMRIN0] pins can be used as PIOs when pulse-width demodulation is enabled. | |
| [TMROUT1] | PIO1 | 0 | Timer Outputs 1–0 supply the system with either a single pulse or a continuous waveform with a programmable duty cycle. [TMROUT1]–[TMROUT0] are three- | |
| [TMROUT0] | PIO28 | 0 | stated during bus-hold or reset conditions. | |
| | OUS SERIAL PORTS | (UART | AND HIGH-SPEED UART) | |
| [RXD_U] | DCE_RXD_D [PCM_RXD_D] PIO26 | STI | Receive Data UART is the asynchronous serial receive data signal that supplies data from the asynchronous serial port to the microcontroller. | |
| [TXD_U] | [DCE_TXD_D] [PCM_TXD_D] PIO20 | 0 | Transmit Data UART is the asynchronous serial transmit data signal that supplies data to the asynchronous serial port from the microcontroller | |
| <u>[СТЅ_U]</u> | [DCE_TCLK_D] [PCM_FSC_D] PIO24 | STI | Clear-To-Send UART provides the Clear-to-Send signal from the asynchron serial port when hardware flow control is enabled for the port. The [CTS_U] signal gates the transmission of data from the serial port transmit shift regis When [CTS_U] is asserted, the transmitter begins transmission of a frame of data, if any is available. If [CTS_U] is deasserted, the transmitter holds the din the serial port transmit shift register. The value of [CTS_U] is checked only the beginning of the transmission of the frame. [CTS_U] and [RTR_U] form hardware handshaking interface for the UART. | |
| [RTR_U] | DCE_RCLK_D [PCM_CLK_D] PIO25 | 0 | Ready-To-Receive UART provides the Ready-to-Receive signal for the asynchronous serial port when hardware flow control is enabled for the port. The [RTR_U] signal is asserted when the associated serial port receive data registed does not contain valid, unread data. [CTS_U] and [RTR_U] form the hardware handshaking interface for the UART. | |

| Table 4. Signal Descriptions (Continued) | | | | | |
|--|-------------------------------------|--------|--|--|--|
| Signal Name | Multiplexed Signal(s) | Туре | Description | | |
| High-Speed UA | ART | | | | |
| [RXD_HU] | PIO16 | STI | Receive Data High-Speed UART is the asynchronous serial receive data signal that supplies data from the high-speed serial port to the controller. | | |
| TXD_HU | | 0 | Transmit Data High-Speed UART is the asynchronous serial transmit data signal that supplies data to the high-speed serial port from the microcontroller. | | |
| [CTS_HU] | [DCE_CTS_D] [PCM_TSC_D] PIO46 | STI | Clear-To-Send High-Speed UART provides the Clear-to-Send signal from the high-speed asynchronous serial port when hardware flow control is enabled for the port. The [CTS_HU] signal gates the transmission of data from the serial port transmit shift register. When [CTS_HU] is asserted, the transmitter begins transmission of a frame of data, if any is available. If [CTS_HU] is deasserted, the transmitter holds the data in the serial port transmit shift register. The value of [CTS_HU] is checked only at the beginning of the transmission of the frame. [CTS_HU] and [RTR_HU] form the hardware handshaking interface for the highspeed UART. | | |
| [RTR_HU] | [DCE_RTR_D] PIO47 | 0 | Ready-To-Receive High-Speed UART provides the Ready-to-Receive signal to the high-speed asynchronous serial port when hardware flow control is enabled for the port. The [RTR_HU] signal is asserted when the associated serial port receive data register does not contain valid, unread data. [CTS_HU] and [RTR_HU] form the hardware handshaking interface for the high-speed UART. | | |
| SYNCHRONOU | S SERIAL INTERFA | CE (SS | l) | | |
| [SCLK] | PIO11 | 0 | Serial Clock provides the clock for the synchronous serial interface to allow synchronous transfers between the Am186CC controller and a slave device. | | |
| [SDATA] | PIO12 | В | Serial Data is used to transmit and receive data between the Am186CC controller and a slave device on the synchronous serial interface. | | |
| [SDEN] | PIO10 | 0 | Serial Data Enable enables data transfers on the synchronous serial interface. | | |
| HIGH-LEVEL D | ATA LINK CONTRO | L SYNC | CHRONOUS COMMUNICATION INTERFACES | | |
| HDLC Channel | A (DCE) | | | | |
| DCE_RXD_A | [GCI_DD_A] [PCM_RXD_A] | STI | DCE Receive Data Channel A is the serial data input pin for the channel A DCE interface. | | |
| DCE_TXD_A | [GCI_DU_A] [PCM_TXD_A] | OD-O | DCE Transmit Data Channel A is the serial data output pin for the channel A DCE interface. | | |
| DCE_RCLK_A | [GCI_DCL_A] [PCM_CLK_A] | STI | DCE Receive Clock Channel A provides the receive clock to the channel A DCE interface. If the same clock is to be used for both transmit and receive, then this pin should be tied to the DCE_TCLK_A pin externally. The DCE function is the default at reset, so the board designer is responsible for properly terminating the DCE_RCLK_A input. | | |
| DCE_TCLK_A | [GCI_FSC_A] [PCM_FSC_A] | STI | DCE Transmit Clock Channel A provides the transmit clock to the channel A DCE interface. If the same clock is to be used for both transmit and receive, then this pin should be tied to the DCE_RCLK_A pin externally. The DCE function is the default at reset, so the board designer is responsible for properly terminating the DCE_TCLK_A input. | | |
| [DCE_CTS_A] | [PCM_TSC_A] PIO17 | STI | DCE Clear To Send Channel A indicates to the channel A DCE interface that an external serial interface is ready to receive data. [DCE_CTS_A] and [DCE_RTR_A] provide the handshaking for DCE Channel A. | | |
| [DCE_RTR_A] | PIO18 | 0 | DCE Ready to Receive Channel A indicates to an external serial interface that the internal channel A DCE interface is ready to accept data. [DCE_CTS_A] and [DCE_RTR_A] provide the handshaking for the channel A DCE interface. | | |

| Table 4. Signal Descriptions (Continued) | | | | | |
|--|--|------|--|--|--|
| Signal Name | Multiplexed Signal(s) | Туре | Description | | |
| HDLC Channel | B (DCE) | | | | |
| [DCE_RXD_B] | [PCM_RXD_B] PIO36 | STI | DCE Receive Data Channel B is the serial data input pin for the channel B DCE interface. | | |
| [DCE_TXD_B] | [PCM_TXD_B] PIO37 | OD-O | DCE Transmit Data Channel B is the serial data output pin for the channel B DCE interface. | | |
| [DCE_RCLK_B] | [PCM_CLK_B] PIO40 | STI | DCE Receive Clock Channel B provides the receive clock to the channel B DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_TCLK_B] pin externally. | | |
| [DCE_TCLK_B] | [PCM_FSC_B] PIO41 | STI | DCE Transmit Clock Channel B provides the transmit clock to the channel B DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_RCLK_B] pin externally. | | |
| [DCE_CTS_B] | [PCM_TSC_B] PIO38 | STI | DCE Clear To Send Channel B indicates to the channel B DCE interface that an external serial interface is ready to receive data. [DCE_CTS_B] and [DCE_RTR_B] provide the handshaking for the channel B DCE interface. | | |
| [DCE_RTR_B] | PIO39 | 0 | DCE Ready to Receive Channel B indicates to an external serial interface that the internal channel B DCE interface is ready to accept data. [DCE_CTS_B] and [DCE_RTR_B] provide the handshaking for the channel B DCE interface. | | |
| HDLC Channel | C (DCE) | | | | |
| [DCE_RXD_C] | [PCM_RXD_C] PIO42 | STI | DCE Receive Data Channel C is the serial data input pin for the channel C DCE interface. | | |
| [DCE_TXD_C] | [PCM_TXD_C] PIO43 | OD-O | DCE Transmit Data Channel C is the serial data output pin for the channel C DCE interface. | | |
| [DCE_RCLK_C] | [PCM_CLK_C] PIO22 | STI | DCE Receive Clock Channel C provides the receive clock to the channel C DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_TCLK_C] pin externally. | | |
| [DCE_TCLK_C] | [PCM_FSC_C] PIO23 | STI | DCE Transmit Clock Channel C provides the transmit clock to the channel C DCE interface. If the same clock is to be used for both transmit and receive, this pin should be tied to the [DCE_RCLK_C] pin externally. | | |
| [DCE_CTS_C] | [PCM_TSC_C] PIO44 | STI | DCE Clear To Send Channel C indicates to the channel C DCE interface that a external serial interface is ready to receive data. [DCE_CTS_C] and [DCE_RTR_C] provide the handshaking for the channel C DCE interface. | | |
| [DCE_RTR_C] | PIO45 | 0 | DCE Ready to Receive Channel C indicates to an external serial interface that the internal channel C DCE is ready to accept data. [DCE_CTS_C] and [DCE_RTR_C] provide the handshaking for the channel C DCE interface. | | |
| HDLC Channel | D (DCE) | | | | |
| DCE_RXD_D | [RXD_U] (UART) [PCM_RXD_D] PIO26 | STI | DCE Receive Data Channel D is the serial data input pin for the channel D DCE interface. | | |
| [DCE_TXD_D] | [TXD_U] (UART) [PCM_TXD_D] PIO20 | OD-O | DCE Transmit Data Channel D is the serial data output pin for the channel D DCE interface. | | |
| DCE_RCLK_D | [RTR_U] (UART) [PCM_CLK_D] PIO25 | STI | DCE Receive Clock Channel D provides the receive clock to the channel D DCE interface. If the same clock is to be used for both transmit and receive, then this pin should be tied to the [DCE_TCLK_D] pin externally. | | |
| [DCE_TCLK_D] | [CTS_U] (UART) [PCM_FSC_D] PIO24 | STI | DCE Transmit Clock Channel D provides the transmit clock to the channel D DCE interface. If the same clock is to be used for both transmit and receive, then this pin should be tied to the DCE_RCLK_D pin externally. | | |
| [DCE_CTS_D] | [CTS_HU] (high- speed UART) [PCM_TSC_D] PIO46 | STI | DCE Clear To Send Channel D indicates to the channel D DCE interface that an external serial interface is ready to receive data. [DCE_CTS_D] and [DCE_RTR_D] provide the handshaking for DCE Channel D. | | |
| | | | | | |

| | | lable | 4. Signal Descriptions (Continued) | |
|---------------------|---|-------|--|--|
| Signal Name | Multiplexed Signal(s) | Туре | Description | |
| [DCE_RTR_D] | [RTR_HU] (high- speed UART) PIO47 | 0 | DCE Ready To Receive Channel D indicates to an external serial interface that the internal channel D DCE interface is ready to accept data. [DCE_CTS_D] and [DCE_RTR_D] provide the handshaking for the channel D DCE interface. | |
| HDLC Channel | A (PCM) | | | |
| [PCM_RXD_A] | DCE_RXD_A [GCI_DD_A] | STI | PCM Receive Data Channel A is the serial data input pin for the channel A PCM Highway interface. | |
| [PCM_TXD_A] | DCE_TXD_A [GCI_DU_A] | OLS | PCM Transmit Data Channel A is the serial data output pin for the channel A PCM Highway interface. | |
| [PCM_CLK_A] | DCE_RCLK_A [GCI_DCL_A] | STI | PCM Clock is the single transmit and receive data clock pin for the channel A PCM Highway interface. | |
| [PCM_FSC_A] | DCE_TCLK_A [GCI_FSC_A] | STI | PCM Frame Synchronization Clock provides the Frame Synchronization Clock input (usually 8 kHz) for the channel A PCM Highway interface. | |
| [PCM_TSC_A] | [DCE_CTS_A] PIO17 | 0 | PCM Time Slot Control A enables an external buffer device when channel A PCM Highway data is present on the [PCM_TXD_A] output pin in PCM Highway mode. | |
| HDLC Channel | B (PCM) | | | |
| [PCM_RXD_B] | [DCE_RXD_B] PIO36 | STI | PCM Receive Data Channel B is the serial data input pin for the channel B PCM Highway interface. | |
| [PCM_TXD_B] | [DCE_TXD_B] PIO37 | OLS | PCM Transmit Data Channel B is the serial data output pin for the channel B PCM Highway interface. | |
| [PCM_CLK_B] | [DCE_RCLK_B] PIO40 | STI | PCM Clock is the single transmit and receive data clock pin for the channel B PCM Highway interface. | |
| [PCM_FSC_B] | [DCE_TCLK_B] PIO41 | STI | PCM Frame Synchronization Clock provides the Frame Synchronization Clock input (usually 8 kHz) for the channel B PCM Highway interface. | |
| [PCM_TSC_B] | [DCE_CTS_B] PIO38 | OD | PCM Time Slot Control B enables an external buffer device when channel B PCM Highway data is present on the [PCM_TXD_B] output pin in PCM Highway mode. | |
| HDLC Channel | C (PCM) | | | |
| [PCM_RXD_C] | [DCE_RXD_C] PIO42 | STI | PCM Receive Data Channel C is the serial data input pin for the channel C PCM Highway interface. | |
| [PCM_TXD_C] | [DCE_TXD_C] PIO43 | OLS | PCM Transmit Data Channel C is the serial data output pin for the channel C PCM Highway interface. | |
| [PCM_CLK_C] | [DCE_RCLK_C] PIO22 | В | PCM Clock: For PCM Highway operation, [PCM_CLK_C] is the single transmit and receive data clock input pin for the channel C PCM Highway interface. [PCM_CLK_C] becomes a clock source output when the GCI to PCM Highway clock and frame synchronization conversion are enabled. | |
| [PCM_FSC_C] | [DCE_TCLK_C] PIO23 | В | PCM Frame Synchronization Clock: For PCM Highway operation, [PCM_FSC_C] provides the Frame Synchronization Clock input (usually 8 kH for the channel C PCM Highway interface. [PCM_FSC_C] becomes a frame synchronization source output when the GCI to PCM Highway clock and fram synchronization conversion are enabled. | |
| [PCM_TSC_C] | [DCE_CTS_C] PIO44 | OD | PCM Time Slot Control C enables an external buffer device when channel C PCM Highway data is present on the [PCM_TXD_C] output pin in PCM Highway mode. | |
| HDLC Channel | D (PCM) | | | |
| [PCM_RXD_D] | [RXD_U] (UART) DCE_RXD_D PIO26 | STI | PCM Receive Data Channel D is the serial data input pin for the channel D PCM Highway interface. | |
| [PCM_TXD_D] | [TXD_U] (UART) [DCE_TXD_D] PIO20 | OLS | PCM Transmit Data Channel D is the serial data output pin for the channel D PCM Highway interface. | |
| | · · · · · · · · · · · · · · · · · · · | | | |

| | T., | <u>Table</u> | 4. Sign | ai Descripti | ons (Continu | Jea) | |
|-----------------|--|--------------|--|--------------------|--------------------------|--|-------|
| Signal Name | Multiplexed Signal(s) | Туре | Description | | | | |
| [PCM_CLK_D] | [RTR_U] (UART) DCE_RCLK_D PIO25 | STI | PCM Clock is the single transmit and receive data clock pin for the channel D PCM Highway interface. | | | | |
| [PCM_FSC_D] | [CTS_U] (UART) [DCE_TCLK_D] PIO24 | STI | PCM Frame Synchronization Clock provides the Frame Synchronization Clock input (usually 8 kHz) for the channel D PCM Highway interface. | | | | |
| [PCM_TSC_D] | [CTS_HU] (high- speed UART) [DCE_CTS_D] PIO46 | OD | PCM Time Slot Control D enables an external buffer device when channel D PCM Highway data is present on the [PCM_TXD_D] output pin in PCM Highway mode. | | | | |
| HDLC Channel | A (GCI) | | | | | | |
| [GCI_DD_A] | DCE_RXD_A [PCM_RXD_A] | BOD | GCI Data interface. | | n is the serial o | data input pin for the channel A GCI | |
| [GCI_DU_A] | DCE_TXD_A [PCM_TXD_A] | BOD | GCI Data | Upstream is | the serial data | output pin for the channel A GCI inter | face. |
| [GCI_DCL_A] | DCE_RCLK_A [PCM_CLK_A] | STI | | | | d receive channel A GCI data clock input ata clock frequency must be twice the data | |
| [GCI_FSC_A] | DCE_TCLK_A [PCM_FSC_A] | STI | | | | provides the 8-kHz Frame Synchroniza erface generated by an upstream dev | |
| UNIVERSAL SE | RIAL BUS | | | | | | |
| [UDMNS] [UDPLS] | USBD- USBD+ | STI STI | USB External Transceiver Gated Differential Plus and USB External Transceiver Gated Differential Minus are inputs from the external USB transceiver used to detect single-ended zero and error conditions. The signals | | | nals | |
| [] | | | | following mea | anings: | Transceiver Signals | |
| | | | Г | UDPLS | UDMNS | Status | 1 |
| | | | | 0 | 0 | Single-Ended Zero (SE0) | 1 |
| | | | | 0 | 1 | Full speed | 1 |
| | | | | 1 | 0 | Reserved | 1 |
| | | | | 1 | 1 | Error | 1 |
| | | | _ | | ı | | |
| USBD+ | [UDPLS] | В | USB Diff | erential Plus | and USB Diffe | erential Minus form the bidirectional | |
| | - | | electrical | data interface | e for the USB po | ort. The pins form a differential pair tha | t can |
| USBD- | [UDMNS] | В | | | | nector without an external transceiver | |
| [USBSCI] | [UCLK] [USBSOF] PIO21 | STI | USB Sample Clock Input is used to synchronize an external clock to the internal USB peripheral controller for isochronous transfers. | | | | |
| [USBSOF] | [UCLK] [USBSCI] PIO21 | 0 | USB Start of Frame is a 1-kHz frame pulse used to synchronize USB isochronous transfers to an external device on a frame-by-frame basis. | | | | |
| UTXDMNS | RSVRD3 | 0 | USB External Transceiver Differential Minus is an output that drives the external transceiver differential driver minus input. | | | | |
| UTXDPLS | RSVRD4 | 0 | USB External Transceiver Differential Plus is an output that drives the external transceiver differential driver plus input. | | | | |
| UXVOE | RSVRD2 | 0 | USB External Transceiver Transmit Output Enable is an output that enables the external transceiver. UXVOE signals the external transceiver that USB data is being output by the Am186CC USB controller. When Low this pin enables the transceiver output, and when High this pin enables the receiver. | | | | |
| UXVRCV | RSVRD1 | STI | USB External Transceiver Differential Receiver is a data input received from the external transceiver differential receiver. | | | | |

ARCHITECTURAL OVERVIEW

The architectural goal of the Am186CC controller is to provide comprehensive communications features on a processor running the widely known x86 instruction set. The Am186CC controller combines four HDLC channels, a USB peripheral controller, and general communications peripherals with the Am186

microcontroller core. This highly integrated microcontroller provides system cost and performance advantages for a wide range of communications applications. Figure 1 is a block diagram of the Am186CC controller, followed by sections providing an overview of the features of the Am186CC controller.




Figure 1. Am186CC Controller Block Diagram

Detailed Description

Universal Serial Bus (USB) peripheral controller works with a wide variety of USB devices

- Implements high-speed 12-Mbit/s device function
- Allows an unlimited number of device descriptors
- Supports a total of six endpoints: one control endpoint; one interrupt endpoint; four data endpoints that can be either bulk or isochronous, IN or OUT
- Two data endpoints have 16-byte FIFOs; two data endpoints have 64-byte FIFOs
- Fully integrated differential driver directly supports the USB interface (D+, D-)
- Specialized hardware supports adaptive isochronous data streams and automatically synchronizes with HDLC data streams
- General-purpose DMA and SmartDMA™ channels supported

■ Four independent High-level Data Link Control (HDLC) channels support a wide range of external interfaces

- External interface connection for HDLCs can be PCM Highway, GCI, or raw DCE
- Data rate of up to 10 Mbit/s
- Receive and transmit FIFOs
- Support for HDLC, Synchronous Data Link Control (SDLC), Line Access Procedure Balanced (LAP-B), Line Access Procedure D (LAPD), and Point to Point Protocol (PPP)
- Two dedicated buffer descriptor ring SmartDMA channels per HDLC
- One independent time-slot assigner per HDLC
- Clear to Send/Ready to Receive (CTS/RTR) hardware handshaking and auto-enable operation
- Collision detection for multidrop applications
- Transparency mode
- Address comparison on receive
- Flag or mark idle operation

■ Four independent Time Slot Assigners (TSAs) provide flexible time slot allocation

- Allows isolation of Time Division Multiplexed (TDM) time slot of choice from a variety of TDM carriers
- Up to 4096 sequential bits isolated
- TDM bus can have up to 512 8-bit time slots
- Start bit and stop bit times identify isolated portion of TDM frame
- 12-bit counters define the start/stop bit times as the number of bits after frame synchronization
- Entire frame down to 1 bit per frame can be isolated

■ 12 Direct Memory Access (DMA) channels

- Eight buffer descriptor ring SmartDMA channels for the four HDLC channels and, optionally, USB bulk and isochronous endpoints
- Four general-purpose DMAs support the two integrated asynchronous serial ports and/or USB endpoints. Two DMA channels have external DMA request inputs

High-speed asynchronous serial interface provides enhanced UART functions

- Capable of sustained operation at 460 Kbaud/s
- 7-, 8-, or 9-bit data transfers
- FIFOs to support high-speed operation
- DMA support available
- Automatic baud rate detection that allows emulation of a Hayes AT-compatible modem
- Independent baud generator with clock input source programmable to use CPU or external clock input pin

■ Asynchronous serial interface (UART)

- 7-, 8-, or 9-bit data transfers
- DMA support available

Independent baud generator with clock input source programmable to use CPU or external clock input pin

General Circuit Interface (GCI) provides IOM-2 Terminal Mode connection

- Glueless connection between the Am186CC controller and GCI-based ISDN transceiver devices, such as the Am79C30/Am79C32
- Four-pin GCI connection
- Terminal mode operation
- Slave mode with pin reversal
- Telecom IC (TIC) bus support for D channel arbitration and collision detection
- Support for one Monitor and two Command/ Indicate channels
- Clock and Frame Sync conversion for PCM Highway coder-decoders (codecs)

Synchronous Serial Interface (SSI) provides half-duplex, bidirectional interface to highspeed peripherals

- Useful with many telecommunication interface peripherals such as codecs, line interface units, and tranceivers
- Selectable device-select polarity
- Selectable bit shift order on transmit and receive
- Glueless connection to AMD Subscriber Line Audio Processing Circuit (SLAC™) devices

■ Clocking options offer high flexibility

- Separate crystal oscillator inputs for CPU and USB clock sources
- CPU can run in 1x, 2x, or 4x mode
- USB can run in 2x or 4x mode
- USB can run from CPU clock if running at 48 MHz, allowing entire system to run from one 12-MHz or 24-MHz crystal

Am186 Embedded CPU

All members of the Am186 family, including the Am186CC controller, are compatible with the original industry-standard 186 parts, and build on the same core set of 186 registers, address generation, I/O space, instruction set, segments, data types, and addressing modes.

Memory Organization

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of 64K (2¹⁶) 8-bit bytes. Memory is addressed using a two-component address consisting of a 16-bit segment value and a 16-bit offset. The 16-bit segment values are contained in one of four internal segment registers (CS, DS, SS, or ES). The physical address is calculated by shifting the segment value left by 4 bits

and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 2). This allows for a 1-Mbyte physical address size.

All instructions that address operands in memory must specify the segment value and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 5).

I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. Separate instructions (IN, INS and OUT, OUTS) address the I/O space with either an 8-bit port address specified in the instruction, or a 16-bit port address in the DX register. Eight-bit port addresses are zero-extended such that A15—A8 are Low.




Figure 2. Two-Component Address Example

Table 5. Segment Register Selection Rules

| Memory Reference Needed | Segment Register Used | Implicit Segment Selection Rule |
|-------------------------|-----------------------|---|
| Instructions | Code (CS) | Instructions (including immediate data) |
| Local Data | Data (DS) | All data references |
| Stack | Stack (SS) | All stack pushes and pops; any memory references that use the BP register |
| External Data (Global) | Extra (ES) | All string instruction references that use the DI register as an index |

Serial Communications Support

The Am186CC controller supports eight serial interfaces. This includes four HDLC channels, a USB peripheral controller, two UARTs, and a synchronous serial interface.

Universal Serial Bus

The Am186CC controller includes a highly flexible integrated USB peripheral controller that lets designers implement a variety of microcontroller-based USB peripheral devices for telephony, audio, and other highend applications. This integrated USB peripheral controller can provide a significant system-cost reduction compared to other platforms that require a separate USB controller.

The Am186CC controller is intended for self-powered USB peripherals that use the full-speed signalling rate of 12 Mbit/s. The USB low-speed rate (1.5 Mbit/s) is not supported. An integrated USB transceiver is provided to minimize system device count and cost, but an external transceiver can be used instead, if necessary.

In addition, the Am186CC USB controller supports the following:

- An unlimited number of device descriptors
- A total of 6 endpoints: 1 control endpoint, 1 interrupt endpoint, and 4 data endpoints that can be configured as control, interrupt, bulk, or isochronous. The interrupt, bulk, and isochronous endpoints can be configured for the IN or OUT direction.
- Two data endpoints have 16-byte FIFOs; two data endpoints have 64-byte FIFOs
- Fully integrated differential driver, which supports the USB interface directly
- Specialized hardware, which supports adaptive isochronous data streams and automatically synchronizes with HDLC data streams
- General-purpose DMA and SmartDMA channels

Four HDLC Channels and Four TSAs

The Am186CC controller provides four HDLC channels, which support the HDLC, SDLC, LAPB, LAPD, and PPP protocol. Each HDLC channel can connect to an external serial interface directly (nonmultiplexed mode), or can pass through a TSA (multiplexed mode). The flexible interface multiplexing arrangement allows each HDLC channel to have its own external raw DCE or PCM highway interface, share the GCI interface with up

to two other channels, share a common PCM highway or other time TDM bus with three or more channels, or work in some combination.

Each HDLC channel's independent TSA allows it to extract a subset of data from a TDM bus. The entire frame, or as little as 1 bit per frame, can be extracted.

Twelve-bit counters define the start/stop bit times as the number of bits after frame synchronization. The time slot can be an arbitrary number of bits up to 4096 bits. Start bit and stop bit times identify the isolated portion of the TDM frame. Support of less than eight bits per time slot, or *bit slotting*, allows isolation of from one to eight bits in a single time slot, providing a convenient way to work with D-channel data. Each TDM bus can have up to 512 8-bit time slots. Support of these features allows interoperation with PCM highway, E1, IOM-2, T1, and other TDM buses.

The HDLC channels have features that make the Am186CC controller an attractive device for use where general HDLC capability is required. These features include CTS/RTR hardware handshaking and autoenable operation, collision detection for multidrop applications, transparency mode, address comparison on receive, flag or mark idle operation, two dedicated buffer descriptor ring SmartDMA channels per HDLC, transmit and receive FIFOs, and full-duplex data transfer. Each TSA channel can support a burst data rate to/from the HDLC of up to 10 Mbit/s in both raw DCE and PCM Highway modes, and up to 768 Kbit/s in GCI mode. Total system data throughput is highly dependent on the amount of per-packet and per-byte CPU processing, the rate at which packets are being sent, and other CPU activity.

When combined with the TSAs, the HDLC channels can be used in a wide variety of applications such as ISDN basic rate interface (BRI) and primary rate interface (PRI) B and D channels, PCM highway, X.25, Frame Relay, and other proprietary Wide Area Network (WAN) connections.

General Circuit Interface

The General Circuit Interface (GCI) is an interface specification developed jointly by Alcatel, Italtel, GPT, and Siemens. This specification defines an industry-standard serial bus for interconnecting telecommunications integrated circuits. The standard covers linecard, NT1, and terminal architectures for ISDN applications. The Am186CC controller supports the terminal version of GCI.

The Am186CC GCI interface provides a glueless connection between the Am186CC controller and GCI/IOM-2 based ISDN transceiver devices, such as the AMD Am79C30 or Am79C32. The Am186CC controller GCI interface provides a 4-pin connection to the transceiver device. The Am186CC controller also

allows conversion of the GCI clock and frame synchronization into a format usable by PCM codecs, allowing PCM codecs to be used directly with GCI/IOM-2 tranceivers. Additional GCI features include slave mode with pin reversal, Terminal Interchip Communication (TIC) bus support for D channel arbitration and collision detection, and support for one Monitor and two Command/Indicate channels.

Eight SmartDMA Channels

The Am186CC controller provides a total of 12 DMA channels. Eight of these channels are SmartDMA channels, which provide a method for transmission and reception of data across multiple memory buffers and a sophisticated buffer-chaining mechanism. These channels are always used in pairs: transmitter and receiver. The transmit channels can only transfer data from memory to a peripheral; the receive channels can only transfer data from a peripheral to memory.

Four of the channels (two pairs) are dedicated for use with two of the on-board HDLC channels. The remaining four SmartDMA channels (two pairs) can support either the third or fourth HDLC channel or USB endpoints A, B, C, or D.

In addition to the eight SmartDMA channels, the Am186CC controller provides four general-purpose DMA channels.

Two Asynchronous Serial Ports

The Am186CC controller has two asynchronous serial ports which provide full-duplex, bidirectional data transfer. One port is a high-speed UART with transmit and receive FIFOs, special character matching, and automatic baud rate detection, suitable for implementation of a Haves-compatible modem interface to a host PC. There is also a lower speed UART, which typically is used for a low baud rate system configuration port or debug port. Each of these UARTs can derive its baud rate from the CPU clock or from a separate baud rate generator clock input. Both UARTs support 7-, 8-, or 9-bit data transfers; address bit generation and detection in 7- or 8-bit frames; one or two stop bits; even, odd, or no parity; break generation and detection; hardware flow control; and DMA to and/or from the serial ports using the generalpurpose DMA channels.

Synchronous Serial Port

The Am186CC controller includes one SSI, which provides a half-duplex, bidirectional, communications interface between the Am186CC controller and other system components. This interface is typically used by the Am186CC controller to monitor the status of other system devices and/or to configure these devices under software control. In a communications application, these devices could be system components such as audio codecs, line interface units,

and transceivers. The SSI supports data transfer speeds of up to 25 Mbit/s with a 50-MHz CPU clock.

The Am186CC SSI port operates as an interface master, with the other attached devices acting as slave devices. Using this protocol, the Am186CC controller sends a command byte to the attached device, and then follows that with either a read or write of a byte of data.

The SSI port consists of three I/O pins: an enable (SDEN), a clock (SCLK), and a bidirectional data pin (SDATA). SDEN can be used directly as an enable for a single attached device. When more than one device requires control via the SSI, PIOs can be used to provide enable pins for those devices.

The Am186CC SSI is mostly software compatible with software written for the Am186EM SSI. (Additional features have been added to the Am186CC SSI implementation.) In addition, the Am186CC controller features the additional capability of selecting the polarity of the SCLK and SDEN pins, as well as the shift order of bits on the SDATA pin (least-significant-bit first versus most-significant-bit first). The Am186CC SSI port also offers a programmable clock divisor (dividing the clock from 2 to 256 in power of 2 increments), a bidirectional transmit/receive shift register, and direct connection to AMD SLAC devices.

System Peripherals

Interrupt Controller

The Am186CC controller features an interrupt controller, which arranges the 36 maskable interrupt requests by priority and presents them one at a time to the CPU. In addition to interrupts managed by the interrupt controller, the Am186CC controller supports eight nonmaskable interrupts—an external or internal nonmaskable interrupt (NMI), a trace interrupt, and software interrupts and exceptions.

The Am186CC interrupt controller supports 36 maskable interrupt sources through the use of 15 channels. Because of this, most channels support multiple interrupt sources. These channels are programmable to support the external interrupt pins and/or various peripheral devices that can be configured to generate interrupts. The 36 maskable interrupt sources include 19 internal sources and 17 external sources.

Four General-Purpose DMA Channels

The Am186CC controller provides a total of 12 DMA channels. Four of the channels are general purpose and can be used for data transfer between memory and I/O spaces (i.e., memory-to-I/O or I/O-to-memory) or within the same space (i.e., memory-to-memory or I/O-to-I/O). In addition, the Am186CC controller supports data transfer between peripherals and memory or I/O. On-chip peripherals that support general-purpose DMA are Timer 2, the two

asynchronous serial ports (UART and High-Speed UART), and the USB controller. External peripherals support DMA transfers through the external DMA request pins. Each general-purpose channel accepts a DMA request from one of four sources: the DMA request pins (DRQ1-DRQ0), Timer 2, the UARTs, or the USB controller. In addition to the four general-purpose channels, the Am186CC controller provides eight SmartDMA channels.

48 Programmable I/O Signals

The Am186CC controller provides 48 user-programmable input/output signals (PIOs). Each of these signals shares a pin with at least one alternate function. If an application does not need the alternate function, the associated PIO can be used by programming the PIO registers.

If a pin is enabled to function as a PIO signal, the alternate function is disabled and does not affect the pin. A PIO signal can be configured to operate as an input or output, with or without internal pullup or pulldown resistors (pullup or pulldown depends on the pin configuration and is not user-configurable), or as an open-drain output. Additionally, eight PIOs can be configured as external interrupt sources.

Three Programmable Timers

There are three 16-bit programmable timers in the Am186CC controller. Timers 0 and 1 are highly versatile and are each connected to two external pins (each one has an input and an output). These two timers can be used to count or time external events that drive the timer input pins. Timers 0 and 1 can also be used to generate nonrepetitive or variable-duty-cycle waveforms on the timer output pins.

Timer 2 is not connected to any external pins. It can be used by software to generate interrupts, or it can be polled for real-time coding and time-delay applications. Timer 2 can also be used as a prescaler to Timer 0 and Timer 1, or as a DMA request source.

The source clock for Timer 2 is one-fourth of the CPU clock frequency. The source clock for Timers 0 and 1 can be configured to be one-fourth of the CPU clock, or they can be driven from their respective timer input pins. When driven from a timer input pin, the timer is counting the "event" of an input transition.

The Am186CC controller also provides a pulse width demodulation (PWD) option so that a toggling input signal's Low state and High state durations can be measured.

Hardware Watchdog Timer

The Am186CC controller provides a full-featured watchdog timer, which includes the ability to generate Non-Maskable Interrupts (NMIs), microcontroller resets, and system resets when the timeout value is

reached. The timeout value is programmable and ranges from 2¹⁰ to 2²⁶ processor clocks.

The watchdog timer is used to regain control when a system has failed due to a software error or to failure of an external device to respond in the expected way. Software errors can sometimes be resolved by recapturing control of the execution sequence via a watchdog-timer-generated NMI. When an external device fails to respond, or responds incorrectly, it may be necessary to reset the controller or the entire system, including external devices. The Am186CC watchdog timer provides the flexibility to support both NMI and reset generation.

Memory and Peripheral Interface

System Interfaces

The Am186CC bus interface controls all accesses to the peripheral control block (PCB), memory-mapped and I/O-mapped external peripherals, and memory devices. Internal peripherals are accessed by the bus interface through the PCB.

The Am186CC bus interface features programmable bus sizing; individually selectable chip selects for the upper (UCS) memory space, lower (LCS) memory space, all non-UCS, non-LCS and I/O memory spaces; separate byte-write enables; and boot option from an 8- or 16-bit device.

The integrated peripherals are controlled by 16-bit read/write registers. The peripheral registers are contained within an internal 1-Kbyte control block. At reset, the base of the PCB is set to FC00h in I/O space. The registers are physically located in the peripheral devices they control, but they are addressed as a single 1-Kbyte block. For registers, refer to the Am186TMCC Communications Controller Register Set Manual, order #21916.

Accesses to the PCB should be performed by direct processor actions. The use of DMA to write or read from the PCB results in unpredictable behavior, except where explicit exception is made to support a peripheral function, such as the high-speed UART transmit and receive data registers.

The 80C186 and 80C188 microcontrollers use a multiplexed address and data (AD) bus. The address is present on the AD bus only during the t_1 clock phase. The Am186CC controller continues to provide the multiplexed AD bus and, in addition, provide a nonmultiplexed address (A) bus. The A bus provides an address to the system for the complete bus cycle (t_1-t_4) . During refresh cycles, the AD bus is driven during the t_1 phase and the values are unknown during the t_2 , t_3 , and t_4 phases. The value driven on the A bus is undefined during a refresh cycle.

The nonmultiplexed address bus (A19–A0) is valid one-half CLKOUT cycle in advance of the address on the AD bus. When used with the modified UCS and LCS outputs and the byte write enable signals, the A19–A0 bus provides a seamless interface to SRAM, DRAM, and Flash/EPROM memory systems.

For systems where power consumption is a concern, it is possible to disable the address from being driven on the AD bus on the Am186CC controller during the normal address portion of the bus cycle for accesses to upper (UCS) and/or lower (LCS) address spaces. In this mode, the affected bus is placed in a high-impedance state during the address portion of the bus cycle. This feature is enabled through the DA bits in the Upper Memory Chip Select (UMCS) and Lower Memory Chip Select (LMCS) registers.

When address disable is in effect, the number of signals that assert on the bus during all normal bus cycles to the associated address space is reduced, thus decreasing power consumption, reducing processor switching noise, and preventing bus contention with memory devices and peripherals when operating at high clock rates.

If the ADEN pin is asserted during processor reset, the value of the DA bits in the UMCS and LMCS registers is ignored and the address is driven on the AD bus for all accesses, thus preserving the industry-standard 80C186 and 80C188 microcontrollers' multiplexed address bus and providing support for existing emulation tools. For registers, refer to the *Am186* TMCC Communications Controller Register Set Manual, order #21916.

Figure 3 on page 33 shows the affected signals during a normal read or write operation. The address and data are multiplexed onto the AD bus.

Figure 4 on page 33 shows a bus cycle when address bus disable is in effect, which causes the AD bus to operate in a nonmultiplexed data-only mode. The A bus has the address during a read or write operation.

Bus Interface Unit

The bus interface unit controls all accesses to external peripherals and memory devices. External accesses include those to memory devices, as well as those to memory-mapped and I/O-mapped peripherals and the peripheral control block. The Am186CC controller provides an enhanced bus interface unit with the following features:

- Nonmultiplexed address bus
- Separate byte write enables for high and low bytes
- Output enable

The standard 80C186/80C188 multiplexed address and data bus requires system interface logic and an external address latch. On the Am186CC controller, byte

write enables and a nonmultiplexed address bus can reduce design costs by eliminating this external logic.

Nonmultiplexed Address Bus

The nonmultiplexed address bus (A19-A0) is valid one-half CLKOUT cycle in advance of the address on the AD bus. When used in conjunction with the modified UCS and LCS outputs and the byte write enable signals, the A19-A0 bus provides a seamless interface to external SRAM, and Flash memory/EPROM systems.

Byte Write Enables

The Am186CC controller provides the WHB (Write High Byte) and WLB (Write Low Byte) signals that act as byte write enables.

WHB is the logical OR of BHE and WR. WHB is Low when both BHE and WR are Low. WLB is the logical OR of A0 and WR. WLB is Low when A0 and WR are both Low.

The byte write enables are driven with the nonmultiplexed address bus as required for the write timing requirements of common SRAMs.

Output Enable

The Am186CC controller provides the $\overline{\text{RD}}$ (Read) signal which acts as an output enable for memory or peripheral devices.

The $\overline{\text{RD}}$ signal is Low when a word or byte is read by the Am186CC controller.

DRAM Support

To support DRAM, the Am186CC controller has a fully integrated DRAM controller that provides a glueless interface to 25–70-ns Extended Data Out (EDO) DRAM (EDO DRAM is sometimes called Hyper-Page Mode DRAM). Up to two banks of 4-Mbit (256 Kbit x 16 bit) DRAM can be accessed. Page Mode DRAM, Fast Page Mode DRAM, Asymmetrical DRAM, and 8-bit wide DRAM are not supported. The Am186CC controller includes a glueless DRAM interface providing zero-wait state operation at up to 50 MHz with 40-ns DRAM. This allows designs requiring larger amounts of memory to save system cost over SRAM designs by taking advantage of low DRAM memory costs.

The DRAM interface uses various chip select pins to implement the RAS/CAS interface required by DRAMs. The Am186CC DRAM controller drives the RAS/CAS interface appropriately during both normal memory accesses and during refresh. All signals required are generated by the Am186CC controller and no external logic is required.

The DRAM multiplexed address pins are connected to the Am186CC controller's odd address pins, starting with A1 on the Am186CC controller connecting to MA0 on the DRAM. The correct row and column addresses are generated on these odd address pins during a DRAM access.

The RAS pins are multiplexed with LCS and MCS3, allowing a DRAM bank to be present in either high or low memory space. The MCS2 and MCS1 function as the upper and lower CAS pins, respectively, and define which byte of data in a 16-bit DRAM is being accessed.

The Am186CC controller supports the most common DRAM refresh option, CAS-Before-RAS. All refresh cycles contain three wait states to support the DRAMs at various frequencies. The DRAM controller never performs a burst access. All accesses are single accesses to DRAM. If the PCS chip selects are decoded to be in the DRAM address range, PCS accesses take precedence over the DRAM.

Chip Selects

The Am186CC controller provides six chip select outputs for use with memory devices and eight more for use with peripherals in either memory or I/O space. The six memory chip selects can be used to address three memory ranges. Each peripheral chip select addresses a 256-byte block offset from a programmable base address.

The Am186CC controller can be programmed to sense a ready signal for each of the peripheral or memory chip select lines. A bit in each chip select control register determines whether the external ready signal is required or ignored.

The chip selects can control the number of wait states inserted in the bus cycle. Although most memory and peripheral devices can be accessed with three or less wait states, some slower devices cannot. This feature allows devices to use wait states to slow down the bus.

The chip select lines are active for all memory and I/O cycles in their programmed areas, whether they are generated by the CPU or by the integrated DMA unit.

General enhancements over the original 80C186 include bus mastering (three-state) support for all chip selects and activation only when the associated register is written, not when it is read.

Clock Control

The processor supports clock rates from 25 to 50 MHz. Commercial and industrial temperature ratings are available. Separate crystal oscillator inputs are provided for the USB and CPU. Flexibility is provided to run the entire device from a 12-, or 24-MHz crystal when the USB is in use. The CPU can run in 1x, 2x, or 4x mode; USB can run in 2x or 4x mode.




Figure 3. Am186CC Controller Address Bus — Default Operation




Figure 4. Am186CC Controller—Address Bus Disable In Effect

In-Circuit Emulator Support

Because pins are an expensive resource, many play a dual role, and the programmer selects PIO operation or an alternate function. However, a pin configured to be a PIO may also be required for emulation support. Therefore, it is important that before a design is committed to hardware, a user should contact potential emulator suppliers for a list of their emulator's pin requirements.

APPLICATIONS

The Am186CC controller, with its integrated HDLC, USB, and other communications features, provides a highly integrated, cost-effective solution for a wide range of telecommunications and networking applications.

- ISDN Modems and Terminal Adapters: Nextgeneration ISDN equipment requires USB (or highspeed UART capability), in addition to three channels of HDLC.
- Low-End Routers: ISDN to Ethernet-based personal routers, often used for connections in Small Office/Home Office (SOHO) environments, require three channels of HDLC, as well as the high performance of a 16-bit controller.
- Linecard Applications: Typically, linecards used in Central Offices (COs), PABX equipment, and other telephony applications require one or two channels of HDLC. Linecard manufacturers are moving to more lines per card for analog POTS as a means of cost reduction. This, and digital linecards for support of ISDN, often require higher performance than existing 8-bit devices can offer. The Am186CC controller is an ideal solution for these applications because it integrates much of the necessary glue logic while providing higher performance.
- xDSL Applications: Today's xDSL applications, such as high-speed ADSL modems, require data handling of 2 Mbit/s or greater and can take advantage of the USB interface for easy connectivity to the PC.
- **Digital Corded Phones:** Typical digital telephone applications use up to three channels of HDLC and may use USB for merged PC telephony applications.
- Industrial Control: Embedded x86 processors have long been used in the industrial control market. These applications often require a robust, highperformance processor solution with one or two channels of HDLC.

The Am186CC controller was designed to minimize conflicts. In most cases, pin conflict is avoided. For example, if the ALE signal is required for multiplex bus support, then it would not be programmed as PIO33. If the multiplexed AD bus is not used, then ALE can be programmed as a PIO pin. If the multiplexed bus is not in use, then the emulator does not require the ALE signal.

- USB Peripheral Devices: These devices will become more common as the PC market embraces the USB protocol specified by Microsoft's Windows 98 operating system. In addition to implementing communications device class systems such as an ISDN terminal adapter, the USB controller makes the Am186CC controller suitable for certain PC desktop applications such as a USB camera interface, ink-jet printers, and scanners.
- General Communications Applications: The Am186CC controller will also find a home in general embedded applications, because many devices will incorporate communications capability in the future. Many designs are adding HDLC capability as a robust means of inter- and intra-system communications. The Am186CC controller is especially attractive for 186 designs adding HDCL, USB, or both.

Block diagrams on the following pages show some typical Am186CC controller designs: Figure 5 on page 35 shows an ISDN terminal adapter system application, Figure 6 on page 35 shows an ISDN to Ethernet low-end router application, and Figure 7 on page 36 shows a 32-channel linecard application.

The ISDN terminal adapter features an S/T or U interface and either a high-speed UART or USB connection for attaching the modem to the PC.

The ISDN-to-Ethernet low-end router features an S/T or U interface, two POTS lines, and a 10-Mbit/s connection to the PC.

The 32-channel linecard design demonstrates the Am186CC controller's use in a linecard application where 32 lines terminate on the linecard.




Figure 5. ISDN Terminal Adapter System Application




Figure 6. ISDN to Ethernet Low-End Router System Application




Figure 7. 32-Channel Linecard System Application

CLOCK GENERATION AND CONTROL

The Am186CC clocks include the general system clock (CLKOUT), USB clock, transmitter/receiver clocks for each HDLC channel, and the baud rate generator clock for UART and high-speed UART.

The SSI and the timers (Timers 0, 1, and 2) derive their clocks from the system clock.

Features

The Am186CC clocks include the following features and characteristics:

- Two independent crystal-controlled oscillators that use external fundamental mode crystals or oscillators to generate the system input clock and the USB input clock.
- Two independent internal PLLs, one of which generates a system clock (CLKOUT) that is 1x, 2x, or 4x the system input clock, and one that generates the 48-MHz clock required for the USB from either a 48-, 24-, or 12-MHz input.
- Single clock source operation possible by sharing the clock source between the system and the USB.
- Each HDLC receives its clock inputs directly from the external communication clock pins (TCLK _X and RCLK_X) in all modes except in GCI mode. In GCI mode the external GCI communication clocks (TCLK_A and RCLK_A) are first converted to an internal clocking format (analogous to PCM Highway) before presentation to the HDLC. The system clock must be at least the same frequency as any HDLC clock.
 - HDLC DCE mode supports clocks up to 10 MHz.
 - HDLC PCM mode supports clocks up to 10 MHz.
 - HDLC GCI mode supports a 1.536-MHz clock input. (System clock must be at least twice the GCI clock.)
- SSI clock (SCLK) is derived from the CPU clock, divided by 2, 4, 8, 16, 32, 64, 128, or 256.
- Timers 0 and 1 can be configured to be driven by the timer input pins (TMRIN1, TMRIN0) or at onefourth of the CPU clock. Timer 2 is driven at onefourth of the CPU clock.
- UART clock can be derived from the internal CPU clock frequency or from the UART clock (UCLK) input.

See Figure 8 on page 38 for a diagram of the basic clock generation and Figure 9 on page 39 for suggested clock frequencies and modes.

System Clock

The system PLL generates frequencies from 16 to 50 MHz. The reference for the system PLL can vary from 8 to 40 MHz, depending on the PLL mode selected and the desired system frequency (see Figure 9 on page 39). The CPU PLL modes are chosen by the state of the {CLKSEL1} and {CLKSEL2} pins during reset. For these pinstrap settings see Table 31 on page 88.

The system clock can be generated in one of two ways:

- Using the internal PLL running at 1x, 2x, or 4x the reference clock. The reference clock can be generated from an external crystal using the integrated oscillator or an external oscillator input.
- Bypassing the internal PLL. The external reference generated from either a crystal or an external oscillator input is used to generate the system clock.

USB Clock

The USB PLL provides the 48-MHz clock that is required for USB full-speed operation. This clock is divided down to provide a 12-MHz clock that supports the full-speed USB rate (12 Mbit/s). The low-speed rate of 1.5 Mbit/s is not supported. The USB PLL modes are chosen by the state of the {USBSEL1} and {USBSEL2} pins during reset. For these pinstrap settings see Table 29 on page 86.

The USB clock can be generated in one of two ways:

■ Using the CPU clock. In this mode, the CPU PLL is restricted to 48-MHz operation only.

Note: When using the CPU clock for the USB clock source, the designer must externally pull down the USBX1 input.

■ Using its own internal 48-MHz PLL. This PLL can run in 2x or 4x mode and requires a 12- or 24-MHz reference that can be generated by either the integrated crystal-controlled oscillator or an external oscillator input.

Note: The system clock must be a minimum of 24 MHz when using the USB peripheral controller and its internal 48-MHz PLL.

Clock Sharing by System and USB

The CPU and USB clocks can be generated from a single source in one of two ways:

■ The system can run at 48 MHz by using the CPU clock for the USB clock.

Note: When using the CPU clock for the USB clock source, the designer must externally pull down the USBX1 input.

■ The system can be run at 24 MHz by sharing an external clock reference (X1) with the USB (USBX1). A 12-MHz source can be used with the CPU PLL in 2x mode and the USB PLL in 4x mode, or a 24-MHz source can be used with the CPU in 1x mode and the USB in 4x mode.




Figure 8. System and USB Clock Generation




Figure 9. Suggested System Clock Frequencies, Clock Modes and Crystal Frequencies

Crystal-Driven Clock Source

The internal oscillator circuit is designed to function with an external parallel-resonant fundamental mode crystal. The crystal frequency can vary from 8 to 40 MHz, depending on the PLL mode selected and desired system frequency.

Selecting a Crystal

When selecting a crystal, the load capacitance should always be specified (C_L). This value can cause variance in the oscillation frequency from the desired specified value (resonance). The load capacitance and the loading of the feedback network have the following relationship:

$$C_L = \frac{(C_1 \cdot C_2)}{(C_1 + C_2)} + C_S$$

where C_S is the stray capacitance of the circuit.

Table 6 shows crystal parameter values. Figure 10 shows the system clocks using an external crystal and the integrated oscillator. The specific values for C_1 and C_2 must be determined by the designer and are dependent on the characteristics of the chosen crystal and board design.

Table 6. Crystal Parameters

| Parameter | Min. Value | Max. Value | Units |
|---------------------|---------------|---------------|-------------|
| Frequency | 8 | 40 | MHz |
| ESR | 20 | 60 | ohms |
| Load capacitance | 10 | TBD | pF |
| Mode | | | Fundamental |
| Frequency tolerance | TBD | TBD | ppm |
| Drive level | | 500 | mW |




Figure 10. External Interface to Support Clocks— Fundamental Mode Crystal

External Clock Source

The internal oscillator also can be driven by an external clock source. The external clock source should be connected to the input of the inverting amplifier (X1 or USBX1) with the output (X2 or USBX2) left unconnected. Figure 11 shows the system clocks using an external clock source (oscillator bypass).

Note: X1, X2, USBX1, and USBX2 are not 5-V tolerant and have a maximum input equal to V_{CC} .




Figure 11. External Interface to Support Clocks— External Clock Source

Static Operation

The Am186CC controller is a fully static design and can be placed in static mode by stopping the input clock. PLL bypass mode must be used with an external clock source.

Note: It is the responsibility of the system designer to ensure that no short clock phases are generated when starting or stopping the clock.

UART Baud Clock

The UARTs (low- and high-speed) have two possible clock sources: the system clock or the UCLK input pin. If UCLK is used for the UART clock, the system clock must be at least the same frequency as UCLK. The clock configurations are shown graphically in Figure 12.

The baud clock is generated by dividing the clock source by the value of baud rate divisor register. The serial port logic can select its baud rate clock from either an external pin (UCLK) or from the CPU clock.

The CPU or UCLK clock is selected independent of any other settings.

The formula for determining the baud rate divisor register value is:

BAUDDIV = (clock frequency/(16 • baud rate))

Note: UCLK cannot be clocked at a frequency higher than the system clock frequency.




Figure 12. UART and High-Speed UART Clocks

POWER SUPPLY OPERATION

CMOS dynamic power consumption is proportional to the square of the operating voltage multiplied by capacitance and operating frequency. Static CPU operation can reduce power consumption by enabling the system designer to reduce operating frequency when possible. However, operating voltage is always the dominant factor in power consumption. By reducing the operating voltage from 5 V to 3.3 V for any device, the power consumed is reduced by 56%.

Reduction of CPU and core logic operating voltage dramatically reduces overall system power consumption. Additional power savings can be realized as low-voltage mass storage and peripheral devices become available.

Two basic strategies exist in designing systems containing the Am186CC controller. The first strategy is to design a homogenous system in which all logic components operate at 3.3 V. This provides the lowest overall power consumption. However, system designers may need to include devices for which 3.3-V versions are not available.

In the second strategy, the system designer must then design a mixed 5-V/3.3-V system. This compromise enables the system designer to minimize the core logic power consumption while still including the functionality of the 5-V features. The choice of a mixed voltage system design also involves balancing design complexity with the need for the additional features.

Power Supply Connections

Connect all $V_{\rm CC}$ pins together to the 3.3-V power supply and all ground pins to a common system ground.

Input/Output Circuitry

To accommodate current 5-V systems, the Am186CC controller has 5-V tolerant I/O drivers. The drivers produce TTL-compatible drive output (minimum 2.4-V logic High) and receive TTL and CMOS levels (up to $V_{\rm CC}$ + 2.6 V). The following are some design issues that should be considered with mixed 3.3-V/5-V designs:

- During power-up, if the 3.3-V supply has a significant delay in achieving stable operation relative to 5-V supply, then the 5-V circuitry in the system may start driving the processor's inputs above the maximum levels (V_{CC} + 2.6 V). The system design should ensure that the 5-V supply does not exceed 2.6 V above the 3.3-V supply during a power-on sequence.
- Preferably, all inputs are driven by sources that can be three-stated during a system reset condition. The system reset condition should persist until stable V_{CC} conditions are met. This should help ensure that the maximum input levels are not exceeded during power-up conditions.
- Preferably, all pullup resistors are tied to the 3.3-V supply, which ensures that inputs requiring pullups are not over stressed during power-up.

OPERATING RANGES¹

| Parameter | Symbol | Minimum | Maximum | Unit |
|--------------------------------------|----------|-----------------|-----------------------|------|
| Storage temperature | | - 65 | +150 | °C |
| Supply voltage, referenced to ground | V_{CC} | 3.0 | 3.6 | V |
| Voltage on 5-V tolerant pins | _ | -0.5 | V _{CC} + 2.6 | V |
| Voltage on other pins | | -0.5 | V _{CC} + 0.5 | V |

Notes:

1. Operating ranges define the limits between which the functionality of the device is guaranteed. Operating outside the operating ranges can cause long-term reliability problems. Extended operation outside the specified operating ranges can cause permanent damage to the device.

DC CHARACTERISTICS—UNIVERSAL SERIAL BUS

The USBD+ and USBD- pins connect directly to a USB. DC characteristics of these two pins are defined in the USB Version 1.0 specification. Consult this specification for details about overall USB system design. (At the time of this writing, the current USB specification and related information can be obtained on the Web at www.usb.org.)

The Am186CC controller is guaranteed to meet all USB DC specifications. Required analog transceivers are integrated into the Am186CC controller.

DC CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL OPERATING RANGES¹

| B | 0 | Prelin | 11 !4 | |
|---|------------------|---------|-----------------------|------|
| Parameter | Symbol | Minimum | Maximum | Unit |
| Output High voltage (I _{OH} = -2.4 mA) | V _{OH} | 2.4 | _ | V |
| Output Low voltage (I _{OL} = 4.0 mA) | V _{OL} | _ | 0.45 | ٧ |
| 5-V tolerant Input High voltage | V _{IH5} | 2.0 | V _{CC} + 2.6 | V |
| Input High voltage, except 5-V tolerant | V_{IH} | 2.0 | V _{CC} +0.3 | V |
| Input Low voltage | V _{IL} | -0.3 | 0.8 | V |
| Input leakage current (0.1 $V \le V_{OUT} \le V_{CC}$) (All pins except those with internal pullup/pulldown resistors) | ILI | _ | ±10 | μΑ |
| Output leakage current ² (0.1 $V \le V_{OUT} \le V_{CC}$) | l _{LO} | _ | ±15 | μΑ |
| Power consumption | P _{CC} | _ | 1 | W |

Notes:

- 1. Current out of pin is stated as a negative value.
- 2. This parameter is for three-state outputs where V_{OUT} is driven on the three-state output and 0.1 $V \le V_{OUT} \le V_{CC}$.

CAPACITANCE

| Parameter | Symbol | Prelin | Unit | | |
|---------------------|------------------|---------|---------|------|--|
| Parameter | Symbol | Minimum | Maximum | Oill | |
| Input capacitance | C _{IN} | _ | 15 | pF | |
| Clock capacitance | C _{CLK} | _ | 15 | pF | |
| Output capacitance | C _{OUT} | _ | 20 | pF | |
| I/O pin capacitance | C _{I/O} | _ | 20 | pF | |

MAXIMUM LOAD DERATING

All maximum delay numbers should be increased by 0.035 ns for every pF of load over the maximum load specified in Table 35, "Pin List Summary," on page 90.

POWER SUPPLY CURRENT

For the following typical system specification shown in Figure 13, I_{CC} has been measured at 6 mA per MHz of system clock. The typical system is measured while the system is executing code in a typical application with nominal voltage and maximum case temperature. Actual power supply current is dependent on system design and may be greater or less than the typical I_{CC} figure presented here.

Typical current in Figure 13 is given by:

$$I_{CC} = 6 \text{ mA} \cdot \text{freq(MHz)}$$

Please note that dynamic I_{CC} measurements are dependent upon chip activity, operating frequency, output buffer logic, and capacitive/resistive loading of the outputs. For these I_{CC} measurements, the devices were set to the following modes:

- No DC loads on the output buffers
- Output capacitive load set to 30 pF
- AD bus set to data only
- PIOs are disabled
- Timer, serial port, refresh, and DMA are enabled

Table 7 shows the values that are used to calculate the typical power consumption value for the Am186CC controller.

Table 7. Typical Power Consumption Calculation

| MHz · I | Typical Power | | |
|---------|-------------------------|-------|----------|
| MHz | Typical I _{CC} | Volts | in Watts |
| 25 | 6 | 3.3 | 0.495 |
| 40 | 6 | 3.3 | 0.792 |
| 50 | 6 | 3.3 | 0.99 |




Figure 13. Typical I_{cc} Versus Frequency

THERMAL CHARACTERISTICS PQFP Package

The Am186CC controller is specified for operation with case temperature ranges from 0°C to ± 100 °C for 3.3 V ± 0.3 V. Case temperature is measured at the top center of the package as shown in Figure 14. The various temperatures and thermal resistances can be determined using the equations in Figure 15 with information given in Table 8.

The total thermal resistance is θ_{JA} ; θ_{JA} is the sum of θ_{JC} , the internal thermal resistance of the assembly, and θ_{CA} , the case to ambient thermal resistance.

The variable P is power in watts. Power supply current (I_{CC}) is in mA per MHz of clock frequency.




Figure 14. Thermal Resistance (°C/Watt)

$$\begin{split} \theta_{JA} &= \theta_{JC} + \theta_{CA} \\ P &= I_{CC} \cdot \text{freq (MHz)} \cdot \textit{V}_{CC} \\ T_J &= T_C + (P \cdot \theta_{JC}) \\ T_J &= T_A + (P \cdot \theta_{JA}) \\ T_C &= T_J - (P \cdot \theta_{JC}) \\ T_C &= T_A + (P \cdot \theta_{CA}) \\ T_A &= T_J - (P \cdot \theta_{JA}) \\ T_A &= T_C - (P \cdot \theta_{CA}) \end{split}$$

Figure 15. Thermal Characteristics Equations

| Table 8. The | ermal Charac | eteristics | (°C/Watt) |
|--------------|--------------|------------|-----------|
|--------------|--------------|------------|-----------|

| Package/Board | Airflow (Linear Feet per Minute) | ALθ | θЈС | ^θ ca |
|---------------|--|-----|-----|-----------------|
| PQFP/2-Layer | 0 fpm | 7 | 38 | 45 |
| | 200 fpm | 7 | 32 | 39 |
| | 400 fpm | 7 | 28 | 35 |
| | 600 fpm | 7 | 26 | 33 |
| PQFP/4-Layer | 0 fpm | 5 | 18 | 23 |
| to 6-Layer | 200 fpm | 5 | 16 | 21 |
| | 400 fpm | 5 | 14 | 19 |
| | 600 fpm | 5 | 12 | 17 |

COMMERCIAL AND INDUSTRIAL SWITCHING CHARACTERISTICS AND WAVEFORMS

In the switching waveforms that follow, several abbreviations are used to indicate the specific periods of a bus cycle. These periods are referred to as time states. A typical bus cycle is composed of four consecutive time states: t_1 , t_2 , t_3 , and t_4 . Wait states, which represent multiple t_3 states, are referred to as t_w states. When no bus cycle is pending, an idle (t_i) state occurs.

In the switching parameter descriptions, the *multiplexed* address is referred to as the AD address bus; the *demultiplexed* address is referred to as the A address bus. Figure 16 defines symbols used in the switching waveform diagrams.

Table 9 on page 46 contains an alphabetical listing of the switching parameter symbols, and Table 10 on page 50 contains a numerical listing of the switching parameter symbols.




Figure 16. Key to Switching Waveforms

 Table 9. Alphabetical Key to Switching Parameter Symbols

| lable 9. Alphabetical Key to Switching Parameter Symbols | | | |
|--|-----|---|--|
| Parameter Symbol | No. | Description | |
| t _{ARYCH} | 49 | ARDY resolution transition setup time | |
| ^t ARYCHL | 51 | ARDY inactive holding time | |
| ^t ARYHDSH | 95 | ARDY High to DS High | |
| ^t ARYHDV | 89 | ARDY assert to data valid | |
| ^t ARYLCL | 52 | ARDY setup time | |
| ^t ARYLDSH | 96 | ARDY Low to DS High | |
| t _{AVBL} | 87 | A address valid to WHB, WLB Low | |
| t _{AVCH} | 14 | AD address valid to clock High | |
| t _{AVLL} | 12 | AD address valid to ALE Low | |
| t _{AVRL} | 66 | A address valid to RD Low | |
| t _{AVWL} | 65 | A address valid to WR Low | |
| t _{AZRL} | 24 | AD address float to RD active | |
| t _{CH1CH2} | 45 | CLKOUT rise time | |
| t _{CHAV} | 68 | CLKOUT High to A address valid | |
| t _{CHCAS} | 404 | Change in CAS delay | |
| t _{CHCK} | 38 | X1 High time | |
| t _{CHCL} | 44 | CLKOUT High time | |
| t _{CHCSV} | 67 | CLKOUT High to LCS/UCS valid | |
| t _{CHCSX} | 18 | MCS/PCS inactive delay | |
| t _{CHCTV} | 22 | Control active delay 2 | |
| t _{CHCV} | 64 | Command lines valid delay (after float) | |
| t _{CHCZ} | 63 | Command lines float delay | |
| t _{CHDX} | 8 | Status hold time | |
| ^t CHLH | 9 | ALE active delay | |
| t _{CHLL} | 11 | ALE inactive delay | |
| t _{CHQ0SV} | 55 | Queue status 0 output delay | |
| t _{CHQ1SV} | 56 | Queue status 1 output delay | |
| t _{CHRAS} | 403 | Change in RAS delay | |
| t _{CHRFD} | 79 | CLKOUT High to RFSH valid | |
| t _{CHSV} | 3 | Status active delay | |
| t _{CICO} | 69 | X1 to CLKOUT skew | |
| t _{CKHL} | 39 | X1 fall time | |
| t _{CKIN} | 36 | X1 period | |
| t _{CKLH} | 40 | X1 rise time | |
| ^t CL2CL1 | 46 | CLKOUT fall time | |
| t _{CLARX} | 50 | ARDY active hold time | |
| t _{CLAV} | 5 | AD address and BHE valid delay | |
| t _{CLAX} | 6 | Address hold | |
| t _{CLAZ} | 15 | AD address float delay | |
| t _{CLCH} | 43 | CLKOUT Low time | |
| t _{CLCK} | 37 | X1 Low time | |
| t _{CLCL} | 42 | CLKOUT period | |
| t _{CLCLX} | 80 | LCS inactive delay | |
| | _ | | |

Table 9. Alphabetical Key to Switching Parameter Symbols (Continued)

| Parameter Symbol | No. | Description |
|----------------------|-----|------------------------------------|
| ^t CLCSL | 81 | LCS active delay |
| ^t cLCSV | 16 | MCS/PCS active delay |
| t _{CLDOX} | 30 | Data hold time |
| ^t CLDV | 7 | Data valid delay |
| [†] CLDX | 2 | Data in hold |
| ^t CLHAV | 62 | HLDA valid delay |
| t _{CLRF} | 82 | CLKOUT High to RFSH invalid |
| ^t CLRH | 27 | RD inactive delay |
| t _{CLRL} | 25 | RD active delay |
| ^t CLSH | 4 | Status and BHE inactive delay |
| t _{CLSRY} | 48 | SRDY transition hold time |
| t _{CLTMV} | 54 | Timer output delay |
| t _{COLV} | 402 | Column address valid delay |
| ^t CSHARYL | 88 | Chip select to ARDY Low |
| ^t cvctv | 20 | Control active delay 1 |
| t _{CVCTX} | 31 | Control inactive delay |
| t _{CVDEX} | 21 | DEN/DS inactive delay |
| t _{CXCSX} | 17 | MCS/PCS hold from command inactive |
| t _{DSHDIR} | 92 | DS High to data invalid—read |
| t _{DSHDIW} | 98 | DS High to data invalid—write |
| t _{DSHDX} | 93 | DS High to data bus turn-off time |
| t _{DSHLH} | 41 | DS inactive to ALE inactive |
| t _{DSLDD} | 90 | DS Low to data driven |
| t _{DSLDV} | 91 | DS Low to data valid |
| t _{DVCL} | 1 | Data in setup |
| t _{DVDSL} | 97 | Data valid to DS Low |
| t _{DXDL} | 19 | DEN/DS inactive to DT/R Low |
| t _{HVCL} | 58 | HOLD setup |
| t _{INVCH} | 53 | Peripheral setup time |
| t _{LCRF} | 86 | LCS inactive to RFSH active delay |
| t _{LHAV} | 23 | ALE High to address valid |
| t _{LHLL} | 10 | ALE width |
| t _{LLAX} | 13 | AD address hold from ALE inactive |
| t _{LRLL} | 84 | LCS precharge pulse width |
| t _{RESIN} | 57 | RES setup time |
| t _{RFCY} | 85 | RFSH cycle time |
| t _{RHAV} | 29 | RD inactive to AD address active |
| t _{RHDX} | 59 | RD High to data hold on AD bus |
| t _{RHDZ} | 94 | RD High to data bus turn-off time |
| t _{RHLH} | 28 | RD inactive to ALE High |
| t _{RLRH} | 26 | RD pulse width |
| t _{SRYCL} | 47 | SRDY transition setup time |

Table 9. Alphabetical Key to Switching Parameter Symbols (Continued)

| Parameter Symbol | No. | Description |
|----------------------|------------|--|
| t _{WHDEX} | 35 | WR inactive to DEN inactive |
| t _{WHDX} | 34 | Data hold after WR |
| t _{WHLH} | 33 | WR inactive to ALE High |
| t _{WLWH} | 32 | WR pulse width |
| USB Timing (0 | Clocks) | |
| t _{UCHCK} | 3 | USBX1 High time |
| t _{UCKHL} | 4 | USBX1 fall time |
| ^t uckin | 1 | USBX1 period |
| ^t ucklh | 5 | USBX1 rise time |
| ^t uclck | 2 | USBX1 Low time |
| USB Timing (I | Data/Jitte | r) |
| t _F | 2 | Fall time |
| t _{JR1} | 3 | Consecutive transition jitter |
| t _{JR2} | 4 | Paired transition jitter |
| t _R | 1 | Rise time |
| DCE | • | |
| t _{TCLKH} | 2 | DCE clock High |
| t _{TCLKH} | 6 | DCE clock hold |
| t _{TCLKL} | 3 | DCE clock Low |
| t _{TCLKO} | 4 | DCE clock to output delay |
| t _{TCLKPER} | 1 | DCE clock period |
| t _{TCLKR} | 7 | DCE clock rise/fall |
| t _{TCLKSU} | 5 | DCE clock setup |
| PCM (Slave) | I . | |
| t _{CLKP} | 1 | PCM clock period |
| t _{DCD} | 8 | Delay time from CLK High to TXD valid |
| t _{DCLT} | 13 | Delay from CLK Low of last bit to TSC invalid |
| t _{DCT} | 11 | Delay to TSC valid from CLK |
| t _{DFT} | 12 | Delay to TSC valid from FSC |
| t _{DTZ} | 17 | Delay from last bit CLK Low to TXD disable |
| t _{DZF} | 5 | Delay time to valid TXD from CLK |
| t _{DZF} | 6 | Delay time to valid TXD from FSC |
| t _{HCD} | 10 | Hold time from CLK Low to RXD invalid |
| tHCF | 4 | Hold time from CLK Low to FSC valid |
| t _{HFI} | 14 | Hold time from CLK Low to FSC invalid |
| t _{SUDC} | 9 | Setup time from RXD valid to CLK |
| tsufc | 7 | Setup time for FSC High to CLK Low |
| tsynss | 15 | Time between successive synchronization pulses |
| t _{WH} | 2 | PCM clock High |
| t _{WL} | 3 | PCM clock Low |
| t _{wsyn} | 16 | FSC width invalid |

Table 9. Alphabetical Key to Switching Parameter Symbols (Continued)

| | | <u>, </u> |
|---------------------|-----|--|
| Parameter Symbol | No. | Description |
| PCM (Master) | | |
| t _{DCFH} | 1 | Delay time from CLK High to FSC High |
| t _{DCFL} | 2 | Delay time from CLK High to FSC Low |
| GCI | | |
| t _{DHC} | 9 | Data hold/clock |
| t _{DSC} | 7 | Data delay/clock |
| t _{DSF} | 8 | Data delay/FSC |
| t _{FD} | 5 | Frame delay/clock |
| t _{FH} | 4 | Frame hold/clock |
| t _{HD} | 11 | Data hold |
| t _{SD} | 10 | Data setup |
| t _{SF} | 3 | Frame setup |
| t _{WFH} | 6 | Frame width High |
| t _{WH} | 1 | Pulse width High |
| t _{WL} | 2 | Pulse width Low |
| SSI | | |
| ^t CLEV | 1 | CLKOUT Low to SDEN valid |
| t _{CLSL} | 2 | CLKOUT Low to SCLK Low |
| t _{DVSH} | 3 | Data valid to SCLK High |
| t _{SHDX} | 4 | SCLK High to data invalid |
| t _{SLDV} | 5 | SCLK Low to data valid |

Table 10. Numerical Key to Switching Parameter Symbols

| | lable 10. N | umerical Key to Switching Parameter Symbols |
|-----|---------------------|---|
| No. | Parameter Symbol | Description |
| 1 | t _{DVCL} | Data in setup |
| 2 | t _{CLDX} | Data in hold |
| 3 | t _{CHSV} | Status active delay |
| 4 | t _{CLSH} | Status and BHE inactive delay |
| 5 | t _{CLAV} | AD address and BHE valid delay |
| 6 | t _{CLAX} | Address hold |
| 7 | t _{CLDV} | Data valid delay |
| 8 | t _{CHDX} | Status hold time |
| 9 | t _{CHLH} | ALE active delay |
| 10 | t _{LHLL} | ALE width |
| 11 | t _{CHLL} | ALE inactive delay |
| 12 | t _{AVLL} | AD address valid to ALE Low |
| 13 | t _{LLAX} | AD address hold from ALE inactive |
| 14 | t _{AVCH} | AD address valid to clock High |
| 15 | t _{CLAZ} | AD address float delay |
| 16 | t _{CLCSV} | MCS/PCS active delay |
| 17 | tcxcsx | MCS/PCS hold from command inactive |
| 18 | t _{CHCSX} | MCS/PCS inactive delay |
| 19 | t _{DXDL} | DEN/DS inactive to DT/R Low |
| 20 | t _{CVCTV} | Control active delay 1 |
| 21 | t _{CVDEX} | DEN/DS inactive delay |
| 22 | t _{CHCTV} | Control active delay 2 |
| 23 | t _{LHAV} | ALE High to address valid |
| 24 | t _{AZRL} | AD address float to RD active |
| 25 | t _{CLRL} | RD active delay |
| 26 | t _{RLRH} | RD pulse width |
| 27 | t _{CLRH} | RD inactive delay |
| 28 | t _{RHLH} | RD inactive to ALE High |
| 29 | t _{RHAV} | RD inactive to AD address active |
| 30 | t _{CLDOX} | Data hold time |
| 31 | t _{CVCTX} | Control inactive delay |
| 32 | t _{WLWH} | WR pulse width |
| 33 | t _{WHLH} | WR inactive to ALE High |
| 34 | t _{WHDX} | Data hold after WR |
| 35 | t _{WHDEX} | WR inactive to DEN inactive |
| 36 | t _{CKIN} | X1 period |
| 37 | t _{CLCK} | X1 Low time |
| 38 | t _{CHCK} | X1 High time |
| 39 | t _{CKHL} | X1 fall time |
| 40 | t _{CKLH} | X1 rise time |
| 41 | t _{DSHLH} | DS inactive to ALE inactive |
| 42 | t _{CLCL} | CLKOUT period |
| 43 | ^t CLCH | CLKOUT Low time |
| | | |

Table 10. Numerical Key to Switching Parameter Symbols (Continued)

| No. | Parameter Symbol | Description |
|-----|----------------------|---|
| 44 | [‡] CHCL | CLKOUT High time |
| 45 | t _{CH1CH2} | CLKOUT rise time |
| 46 | t _{CL2CL1} | CLKOUT fall time |
| 47 | t _{SRYCL} | SRDY transition setup time |
| 48 | ^t CLSRY | SRDY transition hold time |
| 49 | t _{ARYCH} | ARDY resolution transition setup time |
| 50 | t _{CLARX} | ARDY active hold time |
| 51 | t _{ARYCHL} | ARDY inactive holding time |
| 52 | t _{ARYLCL} | ARDY setup time |
| 53 | t _{INVCH} | Peripheral setup time |
| 54 | t _{INVCL} | DRQ setup time |
| 54 | t _{CLTMV} | Timer output delay |
| 56 | t _{CHQSV} | Queue status output delay |
| 57 | t _{RESIN} | RES setup time |
| 58 | t _{HVCL} | HOLD setup |
| 59 | t _{RHDX} | RD High to data hold on AD bus |
| 62 | ^t CLHAV | HLDA valid delay |
| 63 | t _{CHCZ} | Command lines float delay |
| 64 | t _{CHCV} | Command lines valid delay (after float) |
| 65 | t _{AVWL} | A address valid to WR Low |
| 66 | t _{AVRL} | A address valid to RD Low |
| 67 | t _{CHCSV} | CLKOUT High to LCS/UCS valid |
| 68 | t _{CHAV} | CLKOUT High to A address valid |
| 69 | t _{CICO} | X1 to CLKOUT skew |
| 79 | t _{CHRFD} | CLKOUT High to RFSH valid |
| 80 | t _{CLCLX} | LCS inactive delay |
| 81 | t _{CLCSL} | LCS active delay |
| 82 | t _{CLRF} | CLKOUT High to RFSH invalid |
| 84 | t _{LRLL} | LCS precharge pulse width |
| 85 | t _{RFCY} | RFSH cycle time |
| 86 | t _{LCRF} | LCS inactive to RFSH active delay |
| 87 | t _{AVBL} | A address valid to WHB, WLB Low |
| 88 | t _{CSHARYL} | Chip select to ARDY Low |
| 89 | t _{ARYHDV} | ARDY assert to data valid |
| 90 | t _{DSLDD} | DS Low to data driven |
| 91 | t _{DSLDV} | DS Low to data valid |
| 92 | t _{DSHDIR} | DS High to data invalid—read |
| 93 | t _{DSHDX} | DS High to data bus turn-off time |
| 94 | t _{RHDZ} | RD High to data bus turn-off time |
| 95 | t _{ARYHDSH} | ARDY High to DS High |
| 96 | t _{ARYLDSH} | ARDY Low to DS High |
| 97 | t _{DVDSL} | Data valid to DS Low |

Table 10. Numerical Key to Switching Parameter Symbols (Continued)

| No. | Parameter Symbol | Description |
|----------|----------------------|--|
| 98 | t _{DSHDIW} | DS High to data invalid—write |
| 402 | t _{COLV} | Column address valid delay |
| 403 | t _{CHRAS} | Change in RAS delay |
| 404 | t _{CHCAS} | Change in CAS delay |
| USB Tim | ning (Clocks) | |
| 1 | t _{UCKIN} | USBX1 period |
| 2 | t _{UCLCK} | USBX1 Low time |
| 3 | t _{UCHCK} | USBX1 High time |
| 4 | t _{UCKHL} | USBX1 fall time |
| 5 | t _{UCKLH} | USBX1 rise time |
| USB Tim | ning (Data/Jitter | · ·) |
| 1 | t _R | Rise time |
| 2 | t _F | Fall time |
| 3 | t _{JR1} | Consecutive transition jitter |
| 4 | t _{JR2} | Paired transition jitter |
| DCE | | |
| 1 | t _{TCLKPER} | DCE clock period |
| 2 | t _{TCLKH} | DCE clock High |
| 3 | t _{TCLKL} | DCE clock Low |
| 4 | t _{TCLKO} | DCE clock to output delay |
| 5 | t _{TCLKSU} | DCE clock setup |
| 6 | t _{TCLKH} | DCE clock hold |
| 7 | t _{TCLKR} | DCE clock rise/fall |
| PCM (Sla | ave) | |
| 1 | t _{CLKP} | PCM clock period |
| 2 | t _{WH} | PCM clock High |
| 3 | t _{WL} | PCM clock Low |
| 4 | t _{HCF} | Hold time from CLK Low to FSC valid |
| 5 | t _{DZF} | Delay time to valid TXD from CLK |
| 6 | t _{DZF} | Delay time to valid TXD from FSC |
| 7 | t _{SUFC} | Setup time for FSC High to CLK Low |
| 8 | t _{DCD} | Delay time from CLK High to TXD valid |
| 9 | t _{SUDC} | Setup time from RXD valid to CLK |
| 10 | t _{HCD} | Hold time from CLK Low to RXD invalid |
| 11 | t _{DCT} | Delay to TSC valid from CLK |
| 12 | t _{DFT} | Delay to TSC valid from FSC |
| 13 | t _{DCLT} | Delay from CLK Low of last bit to TSC invalid |
| 14 | t _{HFI} | Hold time from CLK Low to FSC invalid |
| 15 | tsynss | Time between successive synchronization pulses |
| 16 | t _{WSYN} | FSC width invalid |
| 17 | t _{DTZ} | Delay from last bit CLK Low to TXD disable |

Table 10. Numerical Key to Switching Parameter Symbols (Continued)

| No. | Parameter Symbol | Description |
|----------|---------------------|--------------------------------------|
| PCM (Sla | ave) | |
| 1 | t _{DCFH} | Delay time from CLK High to FSC High |
| 2 | t _{DCFL} | Delay time from CLK High to FSC Low |
| GCI | | |
| 1 | t _{WH} | Pulse width High |
| 2 | t _{WL} | Pulse width Low |
| 3 | t _{SF} | Frame setup |
| 4 | t _{FH} | Frame hold/clock |
| 5 | t _{FD} | Frame delay/clock |
| 6 | t _{WFH} | Frame width High |
| 7 | t _{DSC} | Data delay/clock |
| 8 | t _{DSF} | Data delay/FSC |
| 9 | t _{DHC} | Data hold/clock |
| 10 | t _{SD} | Data setup |
| 11 | t _{HD} | Data hold |
| SSI | | |
| 1 | t _{CLEV} | CLKOUT Low to SDEN valid |
| 2 | t _{CLSL} | CLKOUT Low to SCLK Low |
| 3 | t _{DVSH} | Data valid to SCLK High |
| 4 | t _{SHDX} | SCLK High to data invalid |
| 5 | t _{SLDV} | SCLK Low to data valid |

Switching Characteristics over Commercial and Industrial Operating Ranges

In this section the following timings and timing waveforms are shown:

- Read (page 54)
- Write (page 57)
- Software halt (page 60)
- Peripheral (page 61)
- Reset (page 63)
- External ready (page 65)
- Bus hold (page 66)

- CPU clocks (page 68)
- USB clocks (page 69)
- GCI bus (page 70)
- PCM highway (slave) (page 71)
- PCM highway (master) (page 72)
- DCE interface (page 73)
- USB (page 74)
- SSI (page 75)
- DRAM (page 76)

Table 11. Read Cycle Timing (25 MHz, 40 MHz, and 50 MHz)¹

| | - | | | | Prelimina | ry | | | |
|------|--------------------|--|--------------------------|-----|-------------------------|----------|-------------------------|-----|------|
| | Par | ameter | 25 MHz | | 40 MHz | | 50 MHz (Commercial | | Unit |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| Gene | ral Timing | Requirements | | | | | | | |
| 1 | t _{DVCL} | Data in setup | 10 | _ | 5 | | 5 | _ | ns |
| 2 | t _{CLDX} | Data in hold ² | 3 | _ | 2 | _ | 2 | _ | ns |
| Gene | • | Responses | | | | <u>'</u> | | • | |
| 3 | t _{CHSV} | Status active delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 4 | t _{CLSH} | Status and BHE inactive delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 5 | t _{CLAV} | AD address and BHE valid delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 6 | t _{CLAX} | Address hold | 0 | _ | 0 | _ | 0 | _ | ns |
| 8 | t _{CHDX} | Status hold time | 0 | _ | 0 | _ | 0 | _ | ns |
| 9 | t _{CHLH} | ALE active delay | _ | 20 | _ | 12 | _ | 12 | ns |
| 10 | t _{LHLL} | ALE width | t _{CLCL} -10=30 | _ | t _{CLCL} -5=20 | T — | t _{CLCL} -5=20 | _ | ns |
| 11 | t _{CHLL} | ALE inactive delay | _ | 20 | _ | 12 | _ | 12 | ns |
| 12 | t _{AVLL} | AD address valid to ALE Low ³ | ^t CLCH | _ | ^t CLCH | _ | [‡] CLCH | _ | ns |
| 13 | t _{LLAX} | AD address hold from ALE inactive ³ | ^t CHCL | | t _{CHCL} | _ | [‡] CHCL | - | ns |
| 14 | t _{AVCH} | AD address valid to clock High | 0 | _ | 0 | _ | 0 | _ | ns |
| 15 | t _{CLAZ} | AD address float delay | t _{CLAX} =0 | 20 | t _{CLAX} =0 | 12 | t _{CLAX} =0 | 12 | ns |
| 16 | t _{CLCSV} | MCS/PCS active delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 17 | t _{CXCSX} | MCS/PCS hold from command inactive | ^t CLCH | _ | ^t CLCH | _ | [‡] CLCH | _ | ns |
| 18 | t _{CHCSX} | MCS/PCS inactive delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 19 | t _{DXDL} | DEN/DS inactive to DT/R Low ^{3, 4} | 0 | _ | 0 | _ | 0 | _ | ns |
| 20 | t _{CVCTV} | Control active delay 1 | 0 | 20 | 0 | 12 | 0 | 12 | ns |

Table 11. Read Cycle Timing (25 MHz, 40 MHz, and 50 MHz)¹ (Continued)

| | | | | | Preliminar | y | | | |
|------|--------------------|---|-----------------------------|-----|-----------------------------|-----|-----------------------------|-------|------|
| | Par | ameter | 25 MHz | | 40 MHz | | 50 MHz (Commercial 0 | Only) | Unit |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| 21 | t _{CEVDX} | DEN/DS inactive delay ⁴ | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 22 | t _{CHCTV} | Control active delay 2 | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 23 | t _{LHAV} | ALE High to address valid | 15 | _ | 7.5 | _ | 5 | _ | ns |
| Read | Cycle Tim | ing Responses | | | | | | | |
| 24 | t _{AZRL} | AD address float to RD active | 0 | _ | 0 | _ | 0 | _ | ns |
| 25 | t _{CLRL} | RD active delay | 0 | 20 | 0 | 10 | 0 | 10 | ns |
| 26 | t _{RLRH} | RD pulse width | 2t _{CLCL} -15=65 | _ | 2t _{CLCL} -10=40 | _ | 2t _{CLCL} -10=40 | _ | ns |
| 27 | t _{CLRH} | RD inactive delay | 0 | 20 | 0 | 12 | 2 | 12 | ns |
| 28 | t _{RHLH} | RD inactive to ALE High ³ | t _{CLCH} –3 | _ | t _{CLCH} -2 | _ | t _{CLCH} -2 | _ | ns |
| 29 | t _{RHAV} | RD inactive to AD address active ³ | t _{CLCL} -10=30 | _ | t _{CLCL} -5=20 | _ | t _{CLCL} -5=20 | _ | ns |
| 59 | t _{RHDX} | RD High to data hold on AD Bus ² | 3 | _ | 2 | _ | 0 | _ | ns |
| 66 | t _{AVRL} | A address valid to RD Low | 1.5t _{CLCL} -15=65 | _ | 1.5t _{CLCL} -10=40 | _ | 1.5t _{CLCL} -10=40 | _ | ns |
| 67 | t _{CHCSV} | CLKOUT High to LCS/UCS valid | 0 | 20 | 0 | 10 | 0 | 10 | ns |
| 68 | t _{CHAV} | CLKOUT High to A address valid | 0 | 20 | 0 | 10 | 0 | 10 | ns |

^{1.} All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.

^{2.} If either specification 2 or specification 59 is met with respect to data hold time, then the device functions correctly.

^{3.} Testing is performed with equal loading on referenced pins.

^{4.} The timing of this signal is the same for a read cycle, whether it is configured to be \overline{DEN} or \overline{DS} .




Figure 17. Read Cycle Waveforms

Table 12. Write Cycle Timing (25 MHz, 40 MHz, and 50 MHz)¹

| | | | | | Preliminar | y | | | |
|------|--------------------|--|----------------------|-----|---------------------|-----|-----------------------|-------|------|
| | Par | ameter | 25 MHz | | 40 MHz | | 50 MHz (Commercial | Only) | Unit |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| Gene | ral Timing | Responses | | | | | | | |
| 3 | t _{CHSV} | Status active delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 4 | tclsh | Status and BHE inactive delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 5 | [†] CLAV | AD address and BHE valid delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 6 | t _{CLAX} | Address hold | 0 | _ | 0 | _ | 0 | _ | ns |
| 7 | t _{CLDV} | Data valid delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 8 | t _{CHDX} | Status hold time | 0 | _ | 0 | _ | 0 | | ns |
| 9 | t _{CHLH} | ALE active delay | _ | 20 | _ | 12 | _ | 12 | ns |
| 10 | t _{LHLL} | ALE width | $t_{CLCL} - 10 = 30$ | _ | $t_{CLCL} - 5 = 20$ | _ | $t_{CLCL} - 5 = 20$ | _ | ns |
| 11 | t _{CHLL} | ALE inactive delay | _ | 20 | _ | 12 | _ | 12 | ns |
| 12 | t _{AVLL} | AD address valid to ALE Low ² | t _{CLCH} | _ | ^t CLCH | _ | ^t CLCH | _ | ns |
| 13 | t _{LLAX} | AD address hold from ALE inactive | t _{CHCL} | _ | ^t CHCL | _ | t _{CHCL} | _ | ns |
| 14 | t _{AVCH} | AD address valid to clock High | 0 | _ | 0 | _ | 0 | _ | ns |
| 16 | t _{CLCSV} | MCS/PCS active delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 17 | tcxcsx | MCS/PCS hold from command inactive | t _{CLCH} | _ | [‡] CLCH | _ | t _{CLCH} | _ | ns |
| 18 | t _{CHCSX} | MCS/PCS inactive delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 19 | t _{DXDL} | DEN inactive to | 0 | _ | 0 | _ | 0 | _ | ns |
| 20 | t _{CVCTV} | Control active delay 1 ^{3,4} | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 21 | t _{CVDEX} | DS inactive delay ^{3,4} | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 23 | t _{LHAV} | ALE High to address valid | 15 | _ | 7.5 | _ | 7.5 | _ | ns |

Table 12. Write Cycle Timing (25 MHz, 40 MHz, and 50 MHz)¹ (Continued)

| | | | | | Preliminar | у | | | |
|-------|--------------------|--|--|-----|--|----|--|-------|------|
| | Par | ameter | 25 MHz | | 40 MHz | | 50 MHz (Commercial 0 | Only) | Unit |
| No. | Symbol | Description | Min | Max | Min Max | | Min | Max | |
| Write | Cycle Tim | ing Responses | | | | | | | |
| 30 | t _{CLDOX} | Data hold time | 0 | 1 | 0 | - | 0 | _ | ns |
| 31 | ^t cvctx | Control inactive delay ^{3,4} | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 32 | t _{WLWH} | WR pulse width | $2t_{CLCL} - 10 = 70$ | - | $2t_{CLCL} - 10 = 40$ | - | $2t_{CLCL} - 10 = 40$ | _ | ns |
| 33 | t _{WHLH} | WR inactive to ALE High ² | t _{CLCH} - 2 | _ | t _{CLCH} - 2 | _ | t _{CLCH} – 2 | _ | ns |
| 34 | twHDX | Hold data after WR ² | $t_{CLCL} - 10 = 30$ | _ | $t_{CLCL} - 10 = 15$ | _ | $t_{CLCL} - 10 = 15$ | _ | ns |
| 35 | twHDEX | WR inactive to DEN inactive ^{2,3} | t _{CLCH} – 3 | _ | ^t CLCH | _ | ^t CLCH | _ | ns |
| 65 | t _{AVWL} | A address valid to WR Low | t _{CLCL} + t _{CHCL} -3 | _ | t _{CLCL} + t _{CHCL} - 1.25 | _ | t _{CLCL} + t _{CHCL} - 1.25 | _ | ns |
| 67 | t _{CHCSV} | CLKOUT High to LCS/UCS valid | 0 | 20 | 0 | 10 | 0 | 10 | ns |
| 68 | t _{CHAV} | CLKOUT High to A address valid | 0 | 20 | 0 | 10 | 0 | 10 | ns |
| 87 | t _{AVBL} | A address valid to WHB, WLB Low | t _{CHCL} – 3 | 20 | t _{CHCL} – 1.25 | 12 | t _{CHCL} – 1.25 | 12 | ns |

- 1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.
- 2. Testing is performed with equal loading on referenced pins.
- 3. The timing of this signal is different during a write cycle depending on whether it is configured to be \overline{DEN} or \overline{DS} .
- 4. This parameter applies to the DEN, DS, WR, WHB, and WLB signals.




Figure 18. Write Cycle Waveforms

Table 13. Software Halt Cycle Timing (25 MHz, 40 MHz, and 50 MHz)¹

| | | | | | Preliminar | y | | | |
|-----|--------------------|---------------------------------------|----------------------|-----|---------------------|-----|-------------------------|-------|------|
| | Par | ameter | 25 MHz | | 40 MHz | | 50 MHz (Commercial (| Only) | Unit |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| 3 | t _{CHSV} | Status active delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 4 | ^t CLSH | Status inactive delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 5 | t _{CLAV} | AD address invalid delay | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 9 | t _{CHLH} | ALE active delay | _ | 20 | _ | 12 | _ | 12 | ns |
| 10 | t _{LHLL} | ALE width | $t_{CLCL} - 10 = 30$ | | $t_{CLCL} - 5 = 20$ | l | $t_{CLCL} - 5 = 20$ | _ | ns |
| 11 | t _{CHLL} | ALE inactive delay | _ | 20 | _ | 12 | _ | 12 | ns |
| 19 | t _{DXDL} | DEN inactive to DT/R Low ² | 0 | 1 | 0 | - | 0 | | ns |
| 22 | [‡] CHCTV | Control active delay 2 ³ | 0 | 20 | 0 | 12 | 0 | 12 | ns |
| 68 | [†] CHAV | CLKOUT High to A address invalid | 0 | 20 | 0 | 12 | 0 | 12 | ns |

- 1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.
- 2. Testing is performed with equal loading on referenced pins.
- 3. This parameter applies to the DEN/DS signal.




Figure 19. Software Halt Cycle Waveforms

Table 14. Peripheral Timing (25 MHz, 40 MHz, and 50 MHz)^{1, 2}

| | | | | | Р | relimina | ıry | | |
|--|---------------------|-----------------------------|-----|-----------------------------|----|----------|-----|-----|----|
| Parameter | | 25 MHz 40 MHz | | 50 MHz (Commercial Only) | | Unit | | | |
| No. | Symbol | Description | Min | Min Max Min Max | | Max | Min | Max | |
| 53 | t _{INVCH} | Peripheral setup time | 10 | _ | 5 | _ | 5 | _ | ns |
| 54 | t _{CLTMV} | Timer output delay | _ | 25 | _ | 15 | | 12 | ns |
| 55 | t _{CHQ0SV} | Queue status 0 output delay | _ | 25 | | 15 | 1 | 12 | ns |
| 56 t _{CHQ1SV} Queue status 1 output delay | | | 25 | _ | 15 | | 12 | ns | |

- 1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.
- 2. PIO outputs change anywhere from the beginning of T3 to the first half of T4 of the bus cycle in which the PIO data register is written.






Figure 20. Peripheral Timing Waveforms



- 1. This source-synchronized transfer is not followed immediately by another DMA transfer, because DRQ is deasserted at least four clock cycles before the end of the transfer.
- 2. This source-synchronized transfer is immediately followed by another DMA transfer, because DRQ is not deasserted soon enough.

Figure 21. Source-Synchronized DMA Transfers




- 1. This destination-synchronized transfer is not followed immediately by another DMA transfer, because DRQ is deasserted during the four idle states.
- 2. This destination-synchronized transfer is immediately followed by another DMA transfer, because DRQ is not deasserted soon enough.

Figure 22. Destination-Synchronized DMA Transfers

Table 15. Reset Timing (25 MHz, 40 MHz, and 50 MHz)¹

| | Parameter | | 25 MHz | | 40 MHz | | 50 MHz (Commercial Only) | | Unit |
|-----|--------------------|----------------|--------|-----|--------|-----|-----------------------------|-----|------|
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| 57 | t _{RESIN} | RES setup time | 10 | _ | 5 | _ | 5 | _ | ns |
| 61 | t _{CLRO} | Reset delay | _ | 18 | _ | 15 | _ | 12 | ns |

^{1.} All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.




Notes:

RES must be held Low for 1 ms during power-up to ensure proper device initialization.

Diagram is shown for the core PLL in its 2x mode of operation.


Diagram assumes that V_{CC} is stable (i.e., 3.3 V ± 0.3 V) during the 1-ms \overline{RES} active time.

Figure 23. Reset Waveforms



1. The pinstraps and AD bus are sampled during the assertion of RESOUT for system configuration purposes.

Figure 24. Signals Related to Reset (Core PLL in 1x or 2x Mode)



Notes:


1. The pinstraps and AD bus are sampled during the assertion of RESOUT for system configuration purposes.

Figure 25. Signals Related to Reset (Core PLL in 4x Mode)

Table 16. External Ready Cycle Timing (25 MHz, 40 MHz, and 50 MHz)¹


| | | | | | Pre | eliminar | у | | |
|-------|---------------------|--|-----|---------------|-----|----------|-----------------|------|----|
| | Parameter | | | 25 MHz 40 MHz | | | 50 I (Commer | Unit | |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| Ready | / Timing Re | equirements | | | | | | | |
| 47 | t _{SRYCL} | SRDY transition setup time ² | 10 | | 5 | _ | 5 | _ | ns |
| 48 | t _{CLSRY} | SRDY transition hold time ² | 3 | | 2 | _ | 2 | _ | ns |
| 49 | tarych | ARDY resolution transition setup time ³ | 10 | | 5 | _ | 5 | _ | ns |
| 50 | t _{CLARX} | ARDY active hold time ² | 10 | | 3 | _ | 3 | _ | ns |
| 51 | t _{ARYCHL} | ARDY inactive holding time | 10 | _ | 5 | _ | 5 | _ | ns |
| 52 | tarylcl | ARDY setup time ² | 15 | | 5 | _ | 5 | _ | ns |

- 1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.
- 2. This timing must be met to guarantee proper operation.
- 3. This timing must be met to guarantee recognition at the clock edge.



- 1. Normally not ready system
- 2. Normally ready system

Figure 26. Synchronous Ready Waveforms



- 1. In a normally not ready system, wait states are added after T3 until t_{ARYCH} and t_{CLARX} are met.
- 2. In a normally ready system, a wait state is added if t_{ARYCH} and t_{ARYCHL} during T2 or t_{ARYLCL} and t_{CLARX} during T3 are met.

Figure 27. Asynchronous Ready Waveforms

Preliminary Parameter 50 MHz 25 MHz 40 MHz (Commercial Only) **Symbol** Description Min Max Min Max Min Max AD address valid delay 0 20 0 12 0 12 t_{CLAV} AD address float delay 0 0 12 0 12 20 t_{CLAZ}

Table 17. Bus Hold Timing (25 MHz, 40 MHz, and 50 MHz)¹

Unit

ns

ns

ns

ns

ns

ns

12

12

12

64 Notes:

No.

5

15

58

62

63

tHVCL

^tCLHAV

t_{CHCZ}

t_{CHCV}

1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.

10

0

20

20

25

5

0

12

12

12

5

0

2. This timing must be met to guarantee recognition at the next clock.

Command lines valid delay (after float)

HOLD setup²

HLDA valid delay

Command lines float delay




Figure 28. Entering Bus Hold Waveforms




Figure 29. Exiting Bus Hold Waveforms

Table 18. CPU Clocks Timing (25 MHz, 40 MHz, and 50 MHz)¹

| | | | | | Preliminar | у | | | |
|-------|---------------------|--|-----------------------------|-----|--------------------------------------|-----|-----------------------------|-------|------|
| | Par | ameter | 25 MHz | | 40 MHz | | 50 MHz (Commercial (| Only) | Unit |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| CLKII | N Requiren | nents for 4x PLL Mo | de | | | | | | |
| 36 | t _{CKIN} | X1 period | Not Support | ed | 100 | 125 | 80 | 125 | ns |
| 37 | t _{CLCK} | X1 Low time (1.5 V) | | | 45 | _ | 35 | _ | ns |
| 38 | t _{CHCK} | X1 High time (1.5 V) | | | 45 | _ | 35 | _ | ns |
| 39 | ^t CKHL | X1 fall time (3.5 to 1.0 V) | | | _ | 5 | _ | 5 | ns |
| 40 | ^t CKLH | X1 rise time (1.0 to 3.5 V) | | | _ | 5 | _ | 5 | ns |
| CLKII | N Requiren | nents for 2x PLL Mo | de | | | | | | |
| 36 | t _{CKIN} | X1 period ² | 80 | 125 | 50 | 125 | 40 | 125 | ns |
| 37 | t _{CLCK} | X1 Low time (1.5 V) | 35 | _ | 20 | _ | 15 | _ | ns |
| 38 | t _{CHCK} | X1 High time (1.5 V) | 35 | _ | 20 | _ | 15 | _ | ns |
| 39 | t _{CKHL} | X1 fall time (3.5 to 1.0 V) | _ | 5 | _ | 5 | _ | 5 | ns |
| 40 | t _{CKLH} | X1 rise time (1.0 to 3.5 V) | _ | 5 | _ | 5 | _ | 5 | ns |
| CLKII | N Requiren | nents for 1x PLL Mo | de | | | | | • | |
| 36 | t _{CKIN} | X1 period ² | 40 | 100 | 25 | 60 | Not Support | ed | ns |
| 37 | t _{CLCK} | X1 Low time (1.5 V) | 15 | _ | 7.5 | _ | | | ns |
| 38 | tchck | X1 High time (1.5 V) | 15 | _ | 7.5 | _ | | | ns |
| 39 | t _{CKHL} | X1 fall time (3.5 to 1.0 V) | _ | 5 | _ | 5 | | | ns |
| 40 | t _{CKLH} | X1 rise time (1.0 to 3.5 V) | _ | 5 | _ | 5 | | | ns |
| CLKC | UT Timing | 3 | | | | • | | | • |
| 42 | t _{CLCL} | CLKOUT period | 40 | _ | 25 | _ | 20 | _ | ns |
| 43 | t _{CLCH} | CLKOUT Low time (C _L = 50 pF) | 0.5t _{CLCL} -2 =18 | _ | 0.5t _{CLCL} -1.25 =11.25 | _ | 0.5t _{CLCL} -1 = 9 | _ | ns |
| 44 | t _{CHCL} | CLKOUT High time (C _L = 50 pF) | 0.5t _{CLCL} -2 =18 | _ | 0.5t _{CLCL} -1.25 =11.25 | _ | 0.5t _{CLCL} -1 = 9 | _ | ns |
| 45 | t _{CH1CH2} | CLKOUT rise time (1.0 to 3.5 V) | _ | 3 | _ | 3 | _ | 3 | ns |
| 46 | t _{CL2CL1} | CLKOUT fall time (3.5 to 1.0 V) | _ | 3 | _ | 3 | _ | 3 | ns |
| 69 | t _{CICO} | X1 to CLKOUT skew | _ | TBD | _ | TBD | | TBD | ns |

- 1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.
- 2. Testing is performed with equal loading on referenced pins.
- 3. The PLL requires a maximum of 1 ms to achieve lock after all other operating conditions (V_{CC}) are stable, which is normally achieved by holding \overline{RES} active for at least 1 ms.




Figure 30. CPU Clock Timing Waveforms—Active Mode (PLL 1x Mode)

Table 19. USB Clocks Timing (48 MHz)¹

| Paramotor | | Preliminary 48 MHz | | Unit | | | |
|-------------|------------------------------------|--------------------------------|-----|------|-------|--|--|
| Parameter - | | | | | | | |
| No. | Symbol | Description | Min | Max | Oille | | |
| CLKII | CLKIN Requirements for 4x PLL Mode | | | | | | |
| 1 | t _{UCKIN} | USBX1 period | 80 | 85 | ns | | |
| 2 | t _{UCLCK} | USBX1 Low time (1.5 V) | 35 | _ | ns | | |
| 3 | tuchck | USBX1 High time (1.5 V) | 35 | _ | ns | | |
| 4 | tuckhl | USBX1 fall time (3.5 to 1.0 V) | _ | 5 | ns | | |
| 5 | tucklh | USBX1 rise time (1.0 to 3.5 V) | _ | 5 | ns | | |
| CLKII | CLKIN Requirements for 2x PLL Mode | | | | | | |
| 1 | t _{UCKIN} | USBX1 period | 40 | 42 | ns | | |
| 2 | tuclck | USBX1 Low time (1.5 V) | 15 | _ | ns | | |
| 3 | tuchck | USBX1 High time (1.5 V) | 15 | _ | ns | | |
| 4 | ^t uckhl | USBX1 fall time (3.5 to 1.0 V) | _ | 5 | ns | | |
| 5 | ^t UCKLH | USBX1 rise time (1.0 to 3.5 V) | _ | 5 | ns | | |

^{1.} All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.




Figure 31. USB Clock Timing Waveforms

Table 20. GCI Bus Timing¹

| | Parameter | | Preliminary | | Limit |
|-----|------------------|-------------------|----------------------|------------------|-------|
| No. | Symbol | Description | Min | Max | Unit |
| 1 | t _{WH} | Pulse width High | 240 | _ | ns |
| 2 | t _{WL} | Pulse width Low | 240 | _ | ns |
| 3 | t _{SF} | Frame setup | 70 | _ | ns |
| 4 | t _{FH} | Frame hold/clock | 20 | _ | ns |
| 5 | t _{FD} | Frame delay/clock | 0 | _ | ns |
| 6 | t _{WFH} | Frame width High | 130 | _ | ns |
| 7 | t _{DSC} | Data delay/clock | _ | 100 ² | ns |
| 8 | t _{DSF} | Data delay/FSC | _ | 100 ² | ns |
| 9 | t _{DHC} | Data hold/clock | 70 ² | _ | ns |
| 10 | t _{SD} | Data setup | t _{WH} + 20 | _ | ns |
| 11 | t _{HD} | Data hold | 50 | _ | ns |

2. $C_L = 150 \ pF$.




Figure 32. GCI Bus Waveforms

^{1.} All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.

| Table 21. PCM Highway | Timing | (Timing | Slave) ¹ |
|-----------------------|--------|---------|---------------------|
|-----------------------|--------|---------|---------------------|

| | Parameter | | Preliminary | | 11 |
|-----|--------------------|--|-------------|-----|------|
| No. | Symbol | Description | Min | Max | Unit |
| 1 | t _{CLKP} | PCM clock period | 200 | _ | ns |
| 2 | t _{WH} | PCM clock High | 80 | | ns |
| 3 | t_{WL} | PCM clock Low | 80 | _ | ns |
| 4 | t _{HCF} | Hold time from CLK Low to FSC valid | 0 | _ | ns |
| 5 | t _{DZF} | Delay time to valid TXD from CLK | 1 | 25 | ns |
| 6 | t _{DZF} | Delay time to valid TXD from FSC | 1 | 25 | ns |
| 7 | t _{SUFC} | Setup time for FSC High to CLK Low | 35 | _ | ns |
| 8 | t _{DCD} | Delay time from CLK High to TXD valid | 1 | 25 | ns |
| 9 | t _{SUDC} | Setup time from RXD valid to CLK | 35 | _ | ns |
| 10 | t _{HCD} | Hold time from CLK Low to RXD invalid | 0 | _ | ns |
| 11 | t _{DCT} | Delay to TSC valid from CLK | 1 | 25 | ns |
| 12 | t _{DFT} | Delay to TSC valid from FSC | 1 | 25 | ns |
| 13 | t _{DCLT} | Delay from CLK Low of last bit to TSC invalid | 1 | 25 | ns |
| 14 | t _{HFI} | Hold time from CLK Low to FSC invalid | 0 | _ | ns |
| 15 | t _{SYNSS} | Time between successive synchronization pulses | 16 | _ | CLK |
| 16 | t _{WSYN} | FSC width invalid | 8 | _ | CLK |
| 17 | t _{DTZ} | Delay from last bit CLK Low to TXD disable | 1 | 25 | ns |

Notes:

TXD becomes valid after the CLK rising edge or FSC enable, whichever is later.




Figure 33. PCM Highway Waveforms (Timing Slave)

^{1.} All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.

Table 22. PCM Highway Timing (Timing Master)¹

| Parameter | | | Preliminary | | l lmit |
|-----------|-------------------|--------------------------------------|-------------|-----|--------|
| No. | Symbol | Description | Min | Max | Unit |
| 1 | t _{DCFH} | Delay time from CLK High to FSC High | 0 | 30 | ns |
| 2 | t _{DCFL} | Delay time from CLK High to FSC Low | 0 | 30 | ns |

1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.




Figure 34. PCM Highway Waveforms (Timing Master)

Table 23. DCE Interface Timing 1, 2

| | | Parameter | Prelin | ninary | Unit |
|-----|----------------------|---------------------------|--------|--------|------|
| No. | Symbol | Description | Min | Max | |
| 1 | t _{TCLKPER} | DCE clock period | 95 | _ | ns |
| 2 | t _{TCLKH} | DCE clock High | 40 | _ | ns |
| 3 | t _{TCLKL} | DCE clock Low | 40 | _ | ns |
| 4 | t _{TCLKO} | DCE clock to output delay | 1 | 20 | ns |
| 5 | t _{TCLKSU} | DCE clock setup | 15 | _ | ns |
| 6 | t _{TCLKH} | DCE clock hold | 0 | | ns |
| 7 | t _{TCLKR} | DCE clock rise/fall | _ | 10 | ns |

- 1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.
- 2. Timings are shown with TCLK and RCLK in the default mode without the optional clock inversion.




Figure 35. DCE Transmit Waveforms




Figure 36. DCE Receive Waveforms

Table 24. USB Timing¹

| | Symbol | Parameter | Conditions | Min | Max |
|---|------------------|-------------------------------|-----------------------------|----------|---------|
| 1 | t _R | Rise time | CI = 50 pF | 4 ns | 20 ns |
| 2 | t _F | Fall time | CI = 50 pF | 4 ns | 20 ns |
| 3 | t _{JR1} | Consecutive transition jitter | Measured at crossover point | –18.5 ns | 18.5 ns |
| 4 | t _{JR2} | Paired transition jitter | Measured at crossover point | –9 ns | 9 ns |

1. All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.




Figure 37. USB Data Signal Rise and Fall Times





Figure 38. USB Receiver Jitter Tolerance

Table 25. SSI Timing (25 MHz, 40 MHz, 50 MHz)¹

| | | | Preliminary | | | | | | |
|-----|-------------------|---------------------------|---------------|-----|-----|-----------------|------|-----|----|
| | | Parameter | 25 MHz 40 MHz | | | 50 l (Commer | Unit | | |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | |
| 1 | t _{CLEV} | CLKOUT Low to SDEN valid | 0 | 20 | 0 | 12 | 0 | 10 | ns |
| 2 | t _{CLSL} | CLKOUT Low to SCLK Low | 0 | 20 | 0 | 12 | 0 | 10 | ns |
| 3 | t _{DVSH} | Data valid to SCLK High | 10 | _ | 5 | _ | 5 | _ | ns |
| 4 | t _{SHDX} | SCLK High to data invalid | 3 | _ | 2 | _ | 2 | | ns |
| 5 | t _{SLDV} | SCLK Low to data valid | | 20 | | 12 | | 10 | ns |

^{1.} All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.



Notes:

SDEN is configured to be active High.

SCLK is configured to be CLKOUT/2.

Waveforms are shown for "normal" clock mode (i.e., transmit on negative edge of SCLK and receive on positive edge of SCLK).

Figure 39. Synchronous Serial Interface Waveforms

| Table 20. Driawi Hilling (25 will2, 40 will2, and 50 will2) | Table 26. | DRAM Timing (25 M | lHz, 40 MHz, and 50 MHz) | 1 |
|---|-----------|-------------------|--------------------------|---|
|---|-----------|-------------------|--------------------------|---|

| | | | | Preliminary | | | | | | |
|-----|--------------------|--------------------------------|------|-------------|------|-----|-----------------|------|----|--|
| | | Parameter | 25 I | МНz | 40 I | ИНz | 50 I (Commer | Unit | | |
| No. | Symbol | Description | Min | Max | Min | Max | Min | Max | | |
| 1 | t _{DVCL} | Data in setup | 10 | _ | 10 | | 10 | _ | ns | |
| 2 | t _{CLDX} | Data in hold | 3 | | 3 | | 3 | _ | ns | |
| 5 | t _{CLAV} | AD address valid delay | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 7 | t _{CLDV} | Data valid delay | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 15 | t _{CLAZ} | AD address float delay | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 20 | t _{CVCTV} | Control active delay 1 | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 25 | t _{CLRL} | RD active delay | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 27 | t _{CLRH} | RD inactive delay | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 30 | t _{CLDOX} | Data hold time | 0 | | 0 | | 0 | _ | ns | |
| 31 | t _{CVCTX} | Control inactive delay | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 68 | t _{CHAV} | CLKOUT High to A address valid | 0 | 20 | 0 | 12 | 0 | 10 | ns | |
| 402 | t _{COLV} | Column address valid delay | 10 | _ | 0 | 12 | | | ns | |
| 403 | t _{CHRAS} | Change in RAS delay | 3 | _ | 3 | 12 | _ | _ | ns | |
| 404 | t _{CHCAS} | Change in CAS delay | 0 | 20 | 3 | 12 | | | ns | |

^{1.} All timing parameters are measured at $V_{CC}/2$ with 50-pF loading on CLKOUT unless otherwise noted. All output test conditions are with the load values shown in Table 35, "Pin List Summary," on page 90.




Figure 40. DRAM Read Cycle without Wait-States Waveform




Figure 41. DRAM Read Cycle with Wait-States Waveform




Figure 42. DRAM Write Cycle without Wait-States Waveform




Figure 43. DRAM Write Cycle with Wait-States Waveform




Figure 44. DRAM Refresh Cycle Waveform

APPENDIX A—PIN TABLES

This appendix contains pin tables for the Am186CC controller. Several different tables are included with the following characteristics:

- Power-on reset pin defaults including pin numbers and multiplexed functions—Table 27 on page 80.
- Pinstraps and pinstrap options—Table 31 on page 88.
- Multiplexed signal tradeoffs—Table 28 on page 83.
- Programmable I/O pins ordered by PIO pin number and multiplexed signal name, respectively, including pin numbers, multiplexed functions, and pin configurations following system reset—Table 29 on page 86 and Table 30 on page 87.
- Pin and signal summary showing signal name and alternate function, pin number, I/O type, maximum load values, power-on reset default function, reset

state, POR default operation, hold state, and voltage column—Table 35 on page 90.

For pin tables showing pins sorted by pin number and signal name, respectively, see Table 1, "PQFP Pin Assignments—Sorted by Pin Number" on page 10 and Table 2, "PQFP Pin Assignments—Sorted by Signal Name" on page 11.

For signal descriptions, see Table 4, "Signal Descriptions" on page 13.

In all tables the brackets, [], indicate alternate, multiplexed functions, and braces, {}, indicate reset configuration pins (pinstraps). The line over a pin name indicates an active Low. The word pin refers to the physical wire; the word signal refers to the electrical signal that flows through it.

Table 27. Power-On Reset (POR) Pin Defaults

| POR Default Pin Number Bus Interface Unit A0 30 A1 31 A2 32 A3 36 A4 37 A5 42 A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 <th></th> <th>Multiplexed Signal — —</th> <th>Multiplexed Signal</th> <th>PIO</th> <th>Pinstrap</th> | | Multiplexed Signal — — | Multiplexed Signal | PIO | Pinstrap |
|--|----------------|------------------------|-----------------------|--------------|--|
| A0 30 A1 31 A2 32 A3 36 A4 37 A5 42 A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE | - - | | | | |
| A1 31 A2 32 A3 36 A4 37 A5 42 A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | | | | 1 |
| A2 32 A3 36 A4 37 A5 42 A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | | - | _ |
| A3 36 A4 37 A5 42 A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | | _ | _ | _ |
| A4 37 A5 42 A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | | _ | _ | _ | _ |
| A5 42 A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | <u> </u> | _ | _ | _ | _ |
| A6 43 A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A7 44 A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A8 45 A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A9 49 A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A10 50 A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A11 64 A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A12 65 A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | | | _ |
| A13 69 A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | | _ | _ |
| A14 70 A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | | | _ |
| A15 84 A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | <u> </u> | _ | _ | _ | _ |
| A16 85 A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A17 88 A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A18 89 A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| A19 90 AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD0 28 AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD1 34 AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD2 38 AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD3 46 AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | <u> </u> | _ | _ | _ | _ |
| AD4 51 AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD5 66 AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | <u> </u> | _ | _ | _ | _ |
| AD6 86 AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD7 92 AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD8 29 AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD9 35 AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD10 39 AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD11 47 AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD12 52 AD13 67 AD14 87 AD15 93 ALE 19 | - | _ | _ | | _ |
| AD13 67 AD14 87 AD15 93 ALE 19 | <u> </u> | _ | _ | | _ |
| AD14 87 AD15 93 ALE 19 | _ | _ | _ | _ | _ |
| AD15 93 ALE 19 | <u> </u> | _ | _ | _ | _ |
| ALE 19 | _ | _ | _ | _ | _ |
| • | _ | _ | _ | PIO33 | |
| ARDY 14 | _ | _ | _ | PIO8 | + - |
| BHE 20 | _ | _ | _ | PIO34 | {ADEN} |
| BSIZE8 94 | _ | _ | _ | | |
| DEN 18 | DS | _ | <u> </u> | PIO30 | + _ |
| DRQ1 105 | | _ | | | + _ |
| $\overline{DT/R}$ 17 | _ | _ | | PIO29 | + _ |
| HLDA 98 | _ | _ | | | + _ |
| HOLD 99 | _ | _ | | _ | |
| RD 97 | | | <u> </u> | | + - |
| S0 57 | | | | _ | {USBXCVR} |
| S1 56 | | | | _ | |
| <u>\$1</u> 56 55 | <u> </u> | _ | _ | _ | + |

Table 27. Power-On Reset (POR) Pin Defaults (Continued)

| | | able 27. Power | , | | ontinuea) | |
|------------------|---------------|-----------------------|--|-----------------------|--------------|--|
| POR Default | Pin Number | Multiplexed Signal | Multiplexed Signal | Multiplexed Signal | PIO | Pinstrap |
| S6 | 54 | _ | _ | _ | _ | _ |
| SRDY | 15 | _ | _ | _ | PIO35 | _ |
| WHB | 95 | _ | _ | _ | _ | _ |
| WLB | 96 | _ | _ | _ | _ | _ |
| WR | 16 | _ | _ | _ | PIO15 | _ |
| Chip Selects | | | | | | _ |
| <u>LCS</u> | 131 | RAS0 | _ | _ | _ | _ |
| MCS1 | 127 | CAS1 | _ | _ | _ | _ |
| MCS2 | 128 | CAS0 | _ | _ | _ | _ |
| PCS0 | 5 | _ | _ | _ | PIO13 | {USBSEL1} |
| PCS1 | 6 | _ | _ | _ | PIO14 | {USBSEL2} |
| PCS2 | 7 | _ | _ | _ | _ | |
| PCS3 | 8 | _ | _ | _ | _ | _ |
| UCS | 132 | _ | _ | _ | _ | {ONCE} |
| Reset/Clocks | -1 | • | | | 1 | , , , |
| CLKOUT | 60 | _ | _ | _ | _ | |
| RES | 114 | _ | _ | _ | _ | |
| RESOUT | 58 | _ | _ | _ | _ | _ |
| USBX1 | 75 | <u> </u> | _ | _ | _ | _ |
| USBX2 | 76 | _ | _ | _ | _ | _ |
| X1 | 73 | <u> </u> | _ | _ | _ | _ |
| X2 | 74 | _ | _ | _ | _ | |
| Interrupts | | 1 | 1 | I . | | |
| INT0 | 107 | _ | _ | _ | _ | |
| INT1 | 109 | <u> </u> | _ | _ | _ | |
| INT2 | 110 | _ | _ | _ | _ | |
| INT3 | 111 | <u> </u> | _ | _ | _ | |
| INT4 | 112 | _ | _ | _ | _ | _ |
| INT5 | 113 | <u> </u> | _ | _ | _ | |
| NMI | 115 | - | _ | _ | _ | |
| Synchronous Co | | ions Interfaces | | | | |
| Channel A (DCE | | | | | | |
| DCE_RXD_A | 118 | GCI DD A | PCM RXD A | _ | _ | |
| DCE_TXD_A | 119 | GCI_DU_A | PCM_TXD_A | _ | _ | <u> </u> |
| DCE_RCLK_A | 117 | GCI_DCL_A | PCM_CLK_A | _ | <u> </u> | |
| DCE_TCLK_A | 116 | GCI_FSC_A | PCM_FSC_A | _ | | _ |
| | | channel D Handsha | | I | | |
| TXD_HU | 26 | | | | | |
| Debug Support | | | | | | |
| QS0 | 62 | | | | | |
| QS1 | 63 | | | _ | - | - |
| Universal Serial | | | | _ | - | - |
| USBD+ | 81 | UDPLS | | | | |
| USBD- | + | | _ | _ | - | |
| | 80 | UDMNS | _ | | - | - |
| PIOS | T 444 | TMDINI | | | | |
| PIO0 | 144 | TMRIN1 | _ | _ | | |
| PIO1 | 143 | TMROUT1 | _ | _ | | |
| PIO2 | 10 | PCS5 | _ | _ | | —————————————————————————————————————— |
| PIO3 | 9 | PCS4 | _ | _ | | {CLKSEL2} |
| PIO4 | 126 | MCS0 | _ | _ | 1 | {UCSX8} |

Table 27. Power-On Reset (POR) Pin Defaults (Continued)

| POR Default | Pin Number | Multiplexed Signal | Multiplexed Signal | Multiplexed Signal | PIO | Pinstrap |
|-------------|---------------|-----------------------|-----------------------|-----------------------|-----|----------|
| PIO5 | 129 | MCS3 | RAS1 | _ | | _ |
| PIO6 | 147 | INT8 | PWD | _ | | _ |
| PIO7 | 146 | INT7 | _ | _ | | _ |
| PIO9 | 124 | DRQ0 | _ | _ | | _ |
| PIO10 | 2 | SDEN | _ | _ | | _ |
| PIO11 | 3 | SCLK | _ | _ | | _ |
| PIO12 | 4 | SDATA | _ | _ | | _ |
| PIO16 | 25 | RXD_HU | _ | _ | | _ |
| PIO17 | 123 | DCE_CTS_A | PCM_TSC_A | _ | | _ |
| PIO18 | 122 | DCE_RTR_A | _ | _ | | _ |
| PIO19 | 145 | INT6 | _ | _ | | _ |
| PIO20 | 159 | TXD_U | DCE_TXD_D | PCM_TXD_D | | _ |
| PIO21 | 22 | UCLK | USBSOF | USBSCI | | _ |
| PIO22 | 150 | DCE_RCLK_C | PCM_CLK_C | _ | | _ |
| PIO23 | 149 | DCE_TCLK_C | PCM_FSC_C | _ | | _ |
| PIO24 | 157 | CTS_U | DCE_TCLK_D | PCM_FSC_D | | _ |
| PIO25 | 156 | RTR_U | DCE_RCLK_D | PCM_CLK_D | | _ |
| PIO26 | 158 | RXD_U | DCE_RXD_D | PCM_RXD_D | | _ |
| PIO27 | 142 | TMRIN0 | _ | _ | | _ |
| PIO28 | 141 | TMROUT0 | _ | _ | | _ |
| PIO31 | 13 | PCS7 | _ | _ | | _ |
| PIO32 | 11 | PCS6 | _ | _ | | _ |
| PIO36 | 138 | DCE_RXD_B | PCM_RXD_B | _ | | _ |
| PIO37 | 139 | DCE_TXD_B | PCM_TXD_B | _ | | _ |
| PIO38 | 137 | DCE_CTS_B | PCM_TSC_B | _ | | _ |
| PIO39 | 136 | DCE_RTR_B | _ | _ | | _ |
| PIO40 | 135 | DCE_RCLK_B | PCM_CLK_B | _ | | _ |
| PIO41 | 134 | DCE_TCLK_B | PCM_FSC_B | _ | | _ |
| PIO42 | 153 | DCE_RXD_C | PCM_RXD_C | _ | | _ |
| PIO43 | 154 | DCE_TXD_C | PCM_TXD_C | _ | | _ |
| PIO44 | 152 | DCE_CTS_C | PCM_TSC_C | _ | | _ |
| PIO45 | 151 | DCE_RTR_C | | _ | | _ |
| PIO46 | 24 | CTS_HU | DCE_CTS_D | PCM_TSC_D | | _ |
| PIO47 | 23 | RTR_HU | DCE_RTR_D | _ | | _ |

Table 28. Multiplexed Signal Trade-offs

| DESIRED | FUNCTION | | LOST FU | NCTION | | | | | | |
|----------------|------------------------|-----|----------------|------------------------|--------------|--------------|----------------|-----------|-----------|-------|
| Interface | Name | Pin | Interface | Name | Interface | Name | Interface | Name | Interface | Name |
| Memory | | | | | | | | I | | |
| SRAM | <u> </u> | 131 | DRAM | RAS0 | _ | _ | _ | _ | _ | _ |
| | MCS1 | 127 | | CAS1 | _ | | <u> </u> | _ | _ | _ |
| | MCS2 | 128 | | CAS0 | _ | | _ | | _ | _ |
| | MCS3 | 129 | | RAS1 | _ | | _ | _ | _ | _ |
| | CASO | 128 | SRAM | MCS2 | _ | | _ | | _ | |
| | CAS1 | 127 | 0,0,00 | MCS1 | _ | _ | | | _ | |
| DRAM | RAS0 | 131 | 1 | LCS | _ | | _ | | | _ |
| | RAS1 | 129 | 1 | MCS3 | | | | | | |
| Synchron | nous Communicat | | nterfaces | WOSS | | | <u> </u> | | | |
| DCE | DCE_RXD_A | 118 | PCM | PCM_RXD_A | _ | _ | GCI | GCI_DD_A | PIO | |
| Channel | DCE_TXD_A | 119 | Channel | PCM_TXD_A | _ | | Channel | GCI_DU_A | | |
| Α | | 117 | A | | _ | _ | A | GCI_DCL_A | | |
| | DCE_RCLK_A | | } | PCM_CLK_A | _ | _ | 1 | | | |
| | DCE_TCLK_A | 116 | | PCM_FSC_A PCM_TSC_A | _ | | 1 | GCI_FSC_A | | |
| | DCE_CTS_A | 123 | | PCM_TSC_A | - | _ | | _ | | PIO17 |
| | DCE_RTR_A | 122 | | _ | _ | | | _ | 510 | PIO18 |
| DCE Channel | DCE_RXD_B | 138 | PCM Channel | PCM_RXD_B | _ | _ | | _ | PIO | PIO36 |
| В | DCE_TXD_B | 139 | В | PCM_TXD_B | _ | _ | _ | _ | | PIO37 |
| | DCE_RCLK_B | 135 | | PCM_CLK_B | _ | _ | | _ | | PIO40 |
| | DCE_TCLK_B | 134 | | PCM_FSC_B | _ | - | | _ | | PIO41 |
| | DCE_CTS_B | 137 | | PCM_TSC_B | _ | <u> </u> | | _ | | PIO38 |
| | DCE_RTR_B | 136 | | _ | _ | | _ | _ | | PIO39 |
| DCE | DCE_RXD_C | 153 | PCM | PCM_RXD_C | _ | _ | GCI to | _ | PIO | PIO42 |
| Channel C | DCE_TXD_C | 154 | Channel C | PCM_TXD_C | _ | <u> </u> | PCM Con- | _ | | PIO43 |
| | DCE_RCLK_C | 150 | | PCM_CLK_C | _ | _ | version | PCM_CLK_C | | PIO22 |
| | DCE_TCLK_C | 149 | | PCM_FSC_C | _ | <u> </u> | | PCM_FSC_C | | PIO23 |
| | DCE_CTS_C | 152 | | PCM_TSC_C | _ | _ | | _ | | PIO44 |
| | DCE_RTR_C | 151 | | 1 | _ | _ | | _ | | PIO45 |
| DCE | DCE_RXD_D | 158 | РСМ | PCM_RXD_D | Low- | RXD_U | High- | | PIO | PIO26 |
| Channel D | DCE_TXD_D | 159 | Channel D | PCM_TXD_D | Speed | TXD_U | Speed UART | | | PIO20 |
| | DCE_RCLK_D | 156 | | PCM_CLK_D | UART | RTR_U | (Flow | | | PIO25 |
| | DCE_TCLK_D | 157 | | PCM_FSC_D |] [| CTS_U | Control) | | | PIO24 |
| | DCE_CTS_D | 24 | 1 | PCM_TSC_D | 1 | _ | 1 | CTS_HU | | PIO46 |
| | DCE_RTR_D | 23 | 1 | | | _ | 1 | RTR_HU | | PIO47 |
| РСМ | PCM_RXD_A | 118 | DCE | DCE_RXD_A | _ | _ | GCI | GCI DD A | PIO | _ |
| Channel | PCM_TXD_A | 119 | Channel | DCE_TXD_A | _ | _ | Channel | GCI DU A | | _ |
| A | PCM_CLK_A | 117 | l ^A | DCE_RCLK_A | _ | _ | l ^A | GCI_DCL_A | | _ |
| | PCM_FSC_A | 116 | | DCE_TCLK_A | _ | _ | 1 | GCI_FSC_A | | _ |
| | PCM_TSC_A | 123 | | DCE_CTS_A | _ | | 1 | | | PIO17 |
| PCM | PCM_RXD_B | 138 | DCE | DCE_RXD_B | _ | | _ | _ | PIO | PIO36 |
| Channel | PCM_TXD_B | 139 | Channel | DCE_TXD_B | _ | | _ | _ | | PIO37 |
| В | PCM_TXB_B | 135 | В | DCE_RCLK_B | | | - | _ | | PIO40 |
| | PCM_FSC_B | 134 | | DCE_TCLK_B | | | <u> </u> | _ | | PIO40 |
| | PCM_FSC_B PCM_TSC_B | 137 | | DCE_TCLK_B DCE_CTS_B | | <u>_</u> | | | | |
| | FONT 190 B | 13/ | l | DOE_019_B | _ | | | _ | | PIO38 |

Table 28. Multiplexed Signal Trade-offs (Continued)

| DESIBED | FUNCTION | | LOST FU | NCTION | | | | | | |
|----------------|------------------------|-----------|----------------|-----------------------|----------------|-----------|--------------|--------------|-----------|-------|
| Interface | Name | Pin | Interface | Name | Interface | Name | Interface | Name | Interface | Name |
| PCM | PCM_RXD_C | 153 | DCE | DCE_RXD_C | | _ | GCI to | _ | PIO | PIO42 |
| Channel | PCM_TXD_C | 154 | Channel | DCE_TXD_C | | | PCM | _ | 1 10 | PIO43 |
| С | PCM_CLK_C | 150 | С | DCE_RCLK_C | _ | | Con- | PCM_CLK_C | | PIO22 |
| | PCM_FSC_C | 149 | 1 | DCE_TCLK_C | | | version | PCM_FSC_C | | PIO23 |
| | PCM TSC C | 152 | 1 | DCE_CTS_C | | | - | T 0W_T 30_0 | | PIO44 |
| PCM | PCM_TSC_C | 158 | DCE | DCE_RXD_D | Low- | RXD_U | High- | _ | PIO | PIO26 |
| Channel | PCM_TXD_D | 159 | Channel | DCE_TXD_D | Speed | TXD_U | Speed | _ | FIO | PIO20 |
| D | PCM_TXD_D PCM_CLK_D | 156 | D | DCE_RCLK_D | UART | RTR U | UART | _ | | PIO25 |
| | | | 1 | | - | CTS_U | - | _ | | PIO25 |
| | PCM_FSC_D PCM_TSC_D | 157 24 | | DCE_TCLK_D DCE_CTS_D | - | C15_0 | - | CTS_HU | | PIO24 |
| | | | DOE | | DOM | | | CIS_HU | DIO | |
| Low- Speed | RXD_U | 158 | DCE Channel | DCE_RXD_D | PCM Channel | PCM_RXD_D | - | _ | PIO | PIO26 |
| UART | TXD_U | 159 | D | DCE_TXD_D | D | PCM_TXD_D | | - | | PIO20 |
| | RTR_U | 156 | - | DCE_RCLK_D | - | PCM_CLK_D | _ | _ | | PIO25 |
| | CTS_U | 157 | | DCE_TCLK_D | | PCM_FSC_D | | <u> </u> | | PIO24 |
| High- Speed | RXD_HU | 25 | DCE Channel | _ | PCM Channel | _ | | _ | PIO | PIO16 |
| UART | TXD_HU | 26 | D | | D | <u> </u> | _ | _ | | |
| | RTR_HU | 23 | | DCE_RTR_D | | <u> </u> | | _ | | PIO47 |
| | CTS_HU | 24 | | DCE_CTS_D | | PCM_TSC_D | | _ | | PIO46 |
| GCI | GCI_DD_A | 118 | DCE | DCE_RXD_A | PCM | PCM_RXD_A | _ | <u> </u> | PIO | |
| Channel A | GCI_DU_A | 119 | Channel A | DCE_TXD_A | Channel A | PCM_TXD_A | | _ | | |
| | GCI_DCL_A | 117 | | DCE_RCLK_A | | PCM_CLK_A | | _ | | |
| | GCI_FSC_A | 116 | | DCE_TCLK_A | | PCM_FSC_A | _ | _ | | _ |
| GCI to | PCM_CLK_C | 150 | DCE | DCE_RCLK_C | РСМ | PCM_CLK_C | _ | _ | PIO | PIO22 |
| PCM Con- | PCM_FSC_C | 149 | Channel C | DCE_TCLK_C | Channel C | PCM_FSC_C | - | <u> </u> | | PIO23 |
| version | | 149 | | | | | | | | |
| Miscellan | eous | | | | | | | | | |
| BIU | DEN | 18 | BIU | DS | _ | _ | _ | _ | _ | _ |
| | DS | 18 | 1 | DEN | _ | _ | _ | _ | _ | _ |
| Clocks | UCLK | 22 | Clocks | USBSOF | Clocks | USBSCI | _ | _ | | PIO21 |
| | USBSOF | 22 | 1 | UCLK | 1 | USBSCI | _ | _ | PIO | PIO21 |
| | USBSCI | 22 | 1 | UCLK | 1 | USBSOF | _ | _ | | PIO21 |
| PIOs | | | | | | | | • | | |
| | PIO0 | 144 | | TMRIN1 | | _ | | _ | | |
| | PIO1 | 143 | | TMROUT1 | | _ | | _ | | |
| | PIO2 | 10 | | PCS5 | | _ | | _ | | |
| | PIO3 | 9 | | PCS4 | | _ | | _ | | |
| | PIO4 | 126 | | MCSO | | _ | | _ | | |
| | PIO5 | 129 | | MCS3 | | RAS1 | | _ | | |
| | PIO6 | 147 | | INT8 | | PWD | | _ | | |
| | PIO7 | 146 | | INT7 | | _ | | _ | | |
| | PIO8 | 14 | | ARDY | | _ | | _ | | |
| | PIO9 | 124 | | DRQ0 | | _ | | _ | | |
| | PIO10 | 2 | | SDEN | | | | _ | | |
| | PIO10 | 3 | | SCLK | | <u> </u> | | <u> </u> | | |
| | PIO11 | 4 | | SDATA | | <u> </u> | | | | |
| | | | | PCS0 | - | | | _ | | |
| | PIO13 | 5 | | FC30 | | _ | | _ | | |

Table 28. Multiplexed Signal Trade-offs (Continued)

| DESIRED FUNCTION | | | LOST FU | NCTION | | | | | | |
|------------------|-------|-----|-----------|------------|-----------|------------|-----------|-----------|-----------|------|
| Interface | Name | Pin | Interface | Name | Interface | Name | Interface | Name | Interface | Name |
| | PIO14 | 6 | | PCS1 | | _ | | _ | | |
| | PIO15 | 16 | | WR | | _ | | _ | | |
| | PIO16 | 25 | | RXD_HU | | _ | | _ | | |
| | PIO17 | 123 | | DCE_CTS_A | | PCM_TSC_A | | _ | | |
| | PIO18 | 122 | | DCE_RTR_A | | _ | | _ | | |
| | PIO19 | 145 | | INT6 | | _ | | _ | | |
| | PIO20 | 159 | | TXD_U | | DCE_TXD_D | | PCM_TXD_D | | |
| | PIO21 | 22 | | UCLK | | USBSOF | | USBSCI | | |
| | PIO22 | 150 | | DCE_RCLK_C | | PCM_CLK_C | | _ | | |
| | PIO23 | 149 | | DCE_TCLK_C | | PCM_FSC_C | | _ | | |
| | PIO24 | 157 | | CTS_U | | DCE_TCLK_D | | PCM_FSC_D | | |
| | PIO25 | 156 | | RTR_U | | DCE_RCLK_D | | PCM_CLK_D | | |
| | PIO26 | 158 | | RXD_U | | DCE_RXD_D | | PCM_RXD_D | | |
| | PIO27 | 142 | | TMRIN0 | | _ | | _ | | |
| | PIO28 | 141 | | TMROUT0 | | _ | | _ | | |
| | PIO29 | 17 | | DT/R | | _ | | _ | | |
| | PIO30 | 18 | | DEN | | DS | | _ | | |
| | PIO31 | 13 | | PCS7 | | _ | | _ | | |
| | PIO32 | 11 | | PCS6 | | _ | | _ | | |
| | PIO33 | 19 | | ALE | | _ | | _ | | |
| | PIO34 | 20 | | BHE | | _ | | _ | | |
| | PIO35 | 15 | | SRDY | | _ | | _ | | |
| | PIO36 | 138 | | DCE_RXD_B | | PCM_RXD_B | | _ | | |
| | PIO37 | 139 | | DCE_TXD_B | | PCM_TXD_B | | _ | | |
| | PIO38 | 137 | | DCE_CTS_B | | PCM_TSC_B | | _ | | |
| | PIO39 | 136 | | DCE_RTR_B | | _ | | _ | | |
| | PIO40 | 135 | | DCE_RCLK_B | | PCM_CLK_B | | _ | | |
| | PIO41 | 134 | | DCE_TCLK_B | | PCM_FSC_B | | _ | | |
| | PIO42 | 153 | | DCE_RXD_C | | PCM_RXD_C | | _ | | |
| | PIO43 | 154 | | DCE_TXD_C | | PCM_TXD_C | | _ | | |
| | PIO44 | 152 | | DCE_CTS_C | | PCM_TSC_C | | _ | | |
| | PIO45 | 151 | | DCE_RTR_C | | _ | | _ | | |
| | PIO46 | 24 | | CTS_HU | | DCE_CTS_D | | PCM_TSC_D | | |
| | PIO47 | 23 | | RTR_HU | | DCE_RTR_D | | _ | | |

Table 29. PIOs Sorted by Pin Number

| PIO No. | Pin No. | Multiplexed Signal | Multiplexed Signal | Multiplexed Signal | Pin Configuration Following System Reset ¹ |
|---------|---------|-----------------------|--------------------|--------------------|--|
| PIO0 | 144 | TMRIN1 | _ | _ | Input with pullup |
| PIO1 | 143 | TMROUT1 | _ | _ | Input with pulldown |
| PIO2 | 10 | PCS5 | _ | _ | Input with pullup |
| PIO3 | 9 | PCS4 | _ | _ | Input with pullup |
| PIO4 | 126 | MCS0 | _ | _ | Input with pullup |
| PIO5 | 129 | MCS3 | RAS1 | _ | Input with pullup |
| PIO6 | 147 | INT8 | PWD | _ | Input with pullup |
| PIO7 | 146 | INT7 | _ | _ | Input with pullup |
| PIO8 | 14 | ARDY | _ | _ | Alternate operation ² |
| PIO9 | 124 | DRQ0 | _ | _ | Input with pulldown |
| PIO10 | 2 | SDEN | _ | _ | Input with pulldown |
| PIO11 | 3 | SCLK | _ | _ | Input with pullup |
| PIO12 | 4 | SDATA | _ | _ | Input with pullup |
| PIO13 | 5 | PCS0 | _ | _ | Alternate operation ² |
| PIO14 | 6 | PCS1 | _ | _ | Alternate operation ² |
| PIO15 | 16 | WR | _ | _ | Alternate operation ² |
| PIO16 | 25 | RXD HU | _ | _ | Input with pullup |
| PIO17 | 123 | DCE CTS A | PCM_TSC_A | _ | Input with pullup |
| PIO18 | 122 | DCE RTR A | _ | _ | Input with pullup |
| PIO19 | 145 | INT6 | _ | _ | Input with pullup |
| PIO20 | 159 | TXD U | DCE TXD D | PCM TXD D | Input with pullup |
| PIO21 | 22 | UCLK | USBSOF | USBSCI | Input with pullup |
| PIO22 | 150 | DCE_RCLK_C | PCM_CLK_C | _ | Input with pulldown |
| PIO23 | 149 | DCE_TCLK_C | PCM FSC C | _ | Input with pulldown |
| PIO24 | 157 | CTS U | DCE_TCLK_D | PCM_FSC_D | Input with pullup |
| PIO25 | 156 | RTR U | DCE RCLK D | PCM_CLK_D | Input with pullup |
| PIO26 | 158 | RXD U | DCE RXD D | PCM_RXD_D | Input with pullup |
| PIO27 | 142 | TMRIN0 | | | Input with pullup |
| PIO28 | 141 | TMROUT0 | _ | _ | Input with pulldown |
| PIO29 | 17 | DT/R | _ | _ | Alternate operation ² |
| PIO30 | 18 | DEN | DS | _ | Alternate operation ² |
| PIO31 | 13 | PCS7 | _ | <u> </u> | Input with pullup |
| PIO32 | 11 | PCS6 | _ | _ | Input with pullup |
| PIO33 | 19 | ALE | | _ | Alternate operation ³ |
| PIO34 | 20 | BHE | <u> </u> | _ | Alternate operation ² |
| PIO35 | 15 | SRDY | _ | _ | Alternate operation ² |
| PIO36 | 138 | DCE_RXD_B | PCM_RXD_B | _ | Input with pullup |
| PIO36 | 139 | DCE_TXD_B | PCM_TXD_B | | Input with pullup |
| | | | PCM_TXD_B | | |
| PIO38 | 137 | DCE_CTS_B | FOWI_130_B | | Input with pullup Input with pullup |
| PIO39 | 136 | DCE_RTR_B | PCM CIK P | _ | Input with pullup |
| PIO40 | 135 | DCE_RCLK_B DCE_TCLK_B | PCM_CLK_B | _ | <u> </u> |
| PIO41 | 134 | DCE_RXD_C | PCM_FSC_B | _ | Input with pulldown |
| PIO42 | 153 | | PCM_RXD_C | _ | Input with pulldown |
| PIO43 | 154 | DCE_TXD_C | PCM_TXD_C | _ | Input with pulldown |
| PIO44 | 152 | DCE_CTS_C | PCM_TSC_C | _ | Input with pullup |
| PIO45 | 151 | DCE_RTR_C | | DOM TOO D | Input with pullup |
| PIO46 | 24 | CTS_HU | DCE_CTS_D | PCM_TSC_D | Input with pullup |
| PIO47 | 23 | RTR_HU | DCE_RTR_D | _ | Input with pullup |

- 1. System reset is defined as a power-on reset (i.e., the RES input pin transitioning from its Low to High state) or a reset due to a watchdog timer timeout.
- 2. When used as a PIO, input with pullup option available.
- 3. When used as a PIO, input with a pulldown option available.

Table 30. PIOs Sorted by Signal Name

| Signal | PIO No. | Pin No. | Multiplexed Signal | Multiplexed Signal | Pin Configuration Following System Reset ¹ |
|------------|---------|---------|--------------------|--------------------|--|
| ALE | PIO33 | 19 | _ | _ | Alternate operation ² |
| ARDY | PIO8 | 14 | _ | _ | Alternate operation ³ |
| BHE | PIO34 | 20 | _ | _ | Alternate operation ³ |
| CTS_HU | PIO46 | 24 | DCE_CTS_D | PCM_TSC_D | Input with pullup |
| CTS_U | PIO24 | 157 | DCE_TCLK_D | PCM_FSC_D | Input with pullup |
| DCE_CTS_A | PIO17 | 123 | PCM_TSC_A | _ | Input with pullup |
| DCE_CTS_B | PIO38 | 137 | PCM_TSC_B | _ | Input with pullup |
| DCE_CTS_C | PIO44 | 152 | PCM_TSC_C | _ | Input with pullup |
| DCE_RCLK_B | PIO40 | 135 | PCM_CLK_B | _ | Input with pullup |
| DCE_RCLK_C | PIO22 | 150 | PCM_CLK_C | _ | Input with pulldown |
| DCE_RTR_A | PIO18 | 122 | _ | _ | Input with pullup |
| DCE_RTR_B | PIO39 | 136 | _ | _ | Input with pullup |
| DCE_RTR_C | PIO45 | 151 | _ | _ | Input with pullup |
| DCE_RXD_B | PIO36 | 138 | PCM_RXD_B | _ | Input with pullup |
| DCE_RXD_C | PIO42 | 153 | PCM_RXD_C | _ | Input with pulldown |
| DCE_TCLK_B | PIO41 | 134 | PCM_FSC_B | _ | Input with pullup |
| DCE_TCLK_C | PIO23 | 149 | PCM_FSC_C | _ | Input with pulldown |
| DCE TXD B | PIO37 | 139 | PCM_TXD_B | _ | Input with pullup |
| DCE TXD C | PIO43 | 154 | PCM_TXD_C | _ | Input with pulldown |
| DEN | PIO30 | 18 | DS | _ | Alternate operation ³ |
| DRQ0 | PIO9 | 124 | _ | _ | Input with pulldown |
| DT/R | PIO29 | 17 | _ | _ | Alternate operation ³ |
| INT6 | PIO19 | 145 | _ | _ | Input with pullup |
| INT7 | PIO7 | 146 | _ | _ | Input with pullup |
| INT8 | PIO6 | 147 | PWD | _ | Input with pullup |
| MCS0 | PIO4 | 126 | _ | _ | Input with pullup |
| MCS3 | PIO5 | 129 | RAS1 | _ | Input with pullup |
| PCS0 | PIO13 | 5 | _ | _ | Alternate operation ³ |
| PCS1 | PIO14 | 6 | _ | _ | Alternate operation ³ |
| PCS4 | PIO3 | 9 | _ | _ | Input with pullup |
| PCS5 | PIO2 | 10 | _ | _ | Input with pullup |
| PCS6 | PIO32 | 11 | _ | _ | Input with pullup |
| PCS7 | PIO31 | 13 | _ | _ | Input with pullup |
| RTR_HU | PIO47 | 23 | DCE_RTR_D | _ | Input with pullup |
| RTR U | PIO25 | 156 | DCE RCLK D | PCM CLK D | Input with pullup |
| RXD_HU | PIO16 | 25 | | | Input with pullup |
| RXD_U | PIO26 | 158 | DCE_RXD_D | PCM_RXD_D | Input with pullup |
| SCLK | PIO11 | 3 | | | Input with pullup |
| SDATA | PIO12 | 4 | _ | _ | Input with pullup |
| SDEN | PIO10 | 2 | _ | _ | Input with pulldown |
| SRDY | PIO35 | 15 | _ | _ | Alternate operation ³ |
| TMRIN0 | PIO27 | 142 | _ | _ | Input with pullup |
| TMRIN1 | PIO0 | 144 | | | Input with pullup |
| TMROUT0 | PIO28 | 141 | _ | _ | Input with pulldown |
| TMROUT1 | PIO1 | 143 | _ | _ | Input with pulldown |
| TXD U | PIO20 | 159 | DCE_TXD_D | PCM_TXD_D | Input with pullup |
| UCLK | PIO21 | 22 | USBSOF | USBSCI | Input with pullup |
| WR | PIO15 | 16 | _ | | Alternate operation ³ |

- 1. System reset is defined as a power-on reset (i.e., the RES input pin transitioning from its Low to High state) or a reset due to a watchdog timer timeout.
- 2. When used as a PIO, input with a pulldown option available.
- 3. When used as a PIO, input with a pullup option available.

Table 31. Reset Configuration Pins (Pinstraps)¹

| | Multiplexed | ble 31. Reset Configuration Pins (Pinstraps) | | | | | |
|-------------|----------------|--|--|--|--|--|--|
| Signal Name | Signal(s) | Description | | | | | |
| {ADEN} | BHE PIO34 | Address Enable: If {\overline{ADEN}} is held High or left floating during power-on reset, the address portion of the AD bus (AD15-AD0) is enabled or disabled during \overline{LCS}, \overline{UCS}, or other memory bus cycles based on how the software configures the DA bit setting. In this case, the memory address is accessed on the A19-A0 pins. There is a weak internal pullup resistor on {\overline{ADEN}} so no external pullup is required. This mode of operation reduces power consumption. If {\overline{ADEN}} is held Low on power-on reset, the AD bus drives both addresses and data, regardless of how software configures the DA bit setting. | | | | | |
| {CLKSEL1} | HLDA | CPU PLL Mode Select 1 determines the PLL mode for the CPU clock source. | | | | | |
| {CLKSEL2} | [PCS4] PIO3 | CPU PLL Mode Select 2 is sampled on the rising edge of reset and determines the PLL mode for the CPU clock source. This pin has an internal pullup resistor that is active only during reset. There are four CPU PLL modes that are selected by the values of {CLKSEL1} and {CLKSEL2} as shown in Table 32. (For details on clocks see "Clock Generation and Control" on page 37.) | | | | | |
| | | Table 32. CPU PLL Modes | | | | | |
| | | CLKSEL1 CPU PLL Mode | | | | | |
| {ONCE} | UCS | ONCE Mode Request asserted Low places the Am186CC controller into ONCE mode. Otherwise, the controller operates normally. In ONCE mode, all pins are three-stated and remain in that state until a subsequent reset occurs. To guarantee that the controller does not inadvertently enter ONCE mode, {ONCE} has a weak internal pullup resistor that is active only during a reset. A reset ending ONCE mode should be as long as a power-on reset for the PLL to stabilize. | | | | | |
| {UCSX8} | [MCS0] PIO4 | Upper Memory Chip Select, 8-Bit Bus asserted Low configures the upper chip select region for an 8-bit bus size. This pin has a pullup resistor that is active only during reset, so no external pullup is required to set the bus to 16-bit mode. | | | | | |
| {USBSEL2} | PCS1 PIO14 | USB Clock Mode Selects 1–2 select the USB PLL operating mode. The pins have internal pullups that are active only during reset. The USB PLL can operate in one of | | | | | |
| {USBSEL1} | PCS0 PIO13 | three modes. With a crystal and the internal USB oscillator or an external oscillator, the USB PLL can output 4X or 2X the input frequency. The USB PLL can also be disabled and the USB peripheral controller can receive its clock from the CPU PLL, which is the default mode. The pins are encoded as shown in Table 33. (For details on clocks see "Clock Generation and Control" on page 37.) | | | | | |
| | | Table 33. USB PLL Modes | | | | | |
| | | {USBSEL1}{USBSEL2}USB PLL Mode11Use CPU clock (after CPU PLL mode select), USB PLL disabled (default)104X, USB PLL enabled012X, USB PLL enabled00Reserved | | | | | |
| {USBXCVR} | SO | USB External Transceiver Enable asserted Low disables the internal USB transceiver and enables the pins needed to hook up an external transceiver. This pin has a pullup resistor that is active only during reset, so no external pullup is required as long as the user ensures that this input is not driven Low during a power-on reset. | | | | | |

^{1.} A pinstrap is used to enable or disable features based on the state of the pin<u>during</u> an external reset. The pinstrap must be held in its desired state for at least 4.5 clock cycles after the deassertion of RES. The pinstraps are sampled in an external reset only (when RES is asserted), not during an internal watchdog timer-generated reset.

Pin List Table Column Definitions

The following paragraphs describes the individual columns of information in Table 35, "Pin List Summary" on page 90. The pins are grouped alphabetically by function.

Column #1—Signal Name, [Alternate Function], {Pinstrap}

This column denotes the primary and alternate functions of the pins. Most of the pins that have alternate functions are configured for these functions via firmware modifying values in the Peripheral Control Block. Refer to the *Am186™CC Communications Controller Register Set Manual*, order #21916, for full documentation of this process.

Brackets, [], are used to indicate the alternate, multiplexed function of a pin (i.e., not power-on reset default).

Braces, {}, are used to indicate the functionality of a pin only during a processor reset. These signals are called pinstraps. To select the desired configuration, the pinstraps are terminated internally with pullup resistors or externally with pulldown resistors. Their state is sampled during a processor reset and latched on the rising edge of reset. The signals must be held in the desired state for 4.5 CPU clock cycles after the deassertion of reset. Based on the pinstrap's state at the time they are latched, certain features of Am186CC controller are enabled or disabled. All external termination should be implemented with 10-kohm resistors on these signals.

The pinstraps are listed in Table 31 on page 88.

Column #2—Pin No.

The pin number column identifies the pin number of the individual I/O signal on the package.

Column #3—Type

Definitions of the abbreviations in the Type column are shown in Table 34.

Table 34. Pin List Table Definitions

| Туре | Definition |
|--------|--|
| [] | Pin alternate function |
| {} | Pinstrap pin |
| В | Bidirectional |
| Н | High |
| LS | Programmable to hold last state of pin |
| 0 | Totem pole output |
| OD | Open drain output |
| OD-O | Open drain output or totem pole output |
| PD | Internal pulldown resistor |
| PU | Internal pullup resistor |
| STI | Schmitt trigger Input |
| STI-OD | Schmitt trigger input or open drain output |
| TS | Three-state output |

Column #4—Max Load (pF)

The Max Load column designates the capacitive load at which the I/O timing for that pin is guaranteed.

Column #5—POR Default Function

The POR Default Function column shows the status of these pins after a power-on reset. In some cases the pin is the function outlined in the "Signal Name" column of the table. The signal name is listed in the POR Default Function column if the signal is the default function and not a PIO after a processor reset. In other cases the pin is a PIO configured as an input.

Column #6—Reset State

The Reset State column indicates the termination present on the signal at reset (pullup or pulldown) and indicates whether the signal is a three-stated output or a Schmitt trigger input. Refer to Table 34 for abbreviations used in this column.

Column #7—POR Default Operation

The POR Default Operation column describes the type of input and/or output that is default pin operation. Refer to Table 34 for abbreviations used in this column.

Column #8—Hold State

The Hold State column shows the state of the pin in hold state. Refer to Table 34 for abbreviations used in this column.

Column #9-5 V

A "5 V" in the 5-V column indicates 5-V tolerant inputs. These inputs are not damaged and do not draw excess power when driven with levels up to V_{CC} + 2.6 volts. These pins only drive to V_{CC} .

Table 35. Pin List Summary

| <u> </u> | | lab | le 35. F | in List Summ | | | T | |
|--|------------|--------------------------|---------------------|---------------------|----------------|----------------------|---------------|-----|
| Signal Name [Alternate Function] {Pinstrap} | Pin No. | Туре | Max Load (pF) | Default Function | Reset State | Default Operation | Hold State | 5 V |
| Bus Interface Unit | | | | | | | | |
| A 0 | 30 | 0 | 70 | A 0 | TS-PD | 0 | TS-PD | 5 V |
| A1 | 31 | 0 | 70 | A1 | TS-PD | 0 | TS-PD | 5 V |
| A2 | 32 | 0 | 70 | A 2 | TS-PD | 0 | TS-PD | 5 V |
| A3 | 36 | 0 | 70 | A 3 | TS-PD | 0 | TS-PD | 5 V |
| A4 | 37 | 0 | 70 | A 4 | TS-PD | 0 | TS-PD | 5 V |
| A5 | 42 | 0 | 70 | A 5 | TS-PD | 0 | TS-PD | 5 V |
| A6 | 43 | 0 | 70 | A 6 | TS-PD | 0 | TS-PD | 5 V |
| A7 | 44 | 0 | 70 | A7 | TS-PD | 0 | TS-PD | 5 V |
| A8 | 45 | 0 | 70 | A8 | TS-PD | 0 | TS-PD | 5 V |
| A 9 | 49 | 0 | 70 | A 9 | TS-PD | 0 | TS-PD | 5 V |
| A10 | 50 | 0 | 70 | A10 | TS-PD | 0 | TS-PD | 5 V |
| A11 | 64 | 0 | 70 | A11 | TS-PD | 0 | TS-PD | 5 V |
| A12 | 65 | 0 | 70 | A12 | TS-PD | 0 | TS-PD | 5 V |
| A13 | 69 | 0 | 70 | A13 | TS-PD | 0 | TS-PD | 5 V |
| A14 | 70 | 0 | 70 | A14 | TS-PD | 0 | TS-PD | 5 V |
| A15 | 84 | 0 | 70 | A15 | TS-PD | 0 | TS-PD | 5 V |
| A16 | 85 | 0 | 70 | A16 | TS-PD | 0 | TS-PD | 5 V |
| A17 | 88 | 0 | 70 | A17 | TS-PD | 0 | TS-PD | 5 V |
| A18 | 89 | 0 | 70 | A18 | TS-PD | 0 | TS-PD | 5 V |
| A19 | 90 | 0 | 70 | A 19 | TS-PD | 0 | TS-PD | 5 V |
| AD0 | 28 | В | 70 | AD0 | TS-PD | В | TS | 5 V |
| AD1 | 34 | В | 70 | AD1 | TS-PD | В | TS | 5 V |
| AD2 | 38 | В | 70 | AD2 | TS-PD | В | TS | 5 V |
| AD3 | 46 | В | 70 | AD3 | TS-PD | В | TS | 5 V |
| AD4 | 51 | В | 70 | AD4 | TS-PD | В | TS | 5 V |
| AD5 | 66 | В | 70 | AD5 | TS-PD | В | TS | 5 V |
| AD6 | 86 | В | 70 | AD6 | TS-PD | В | TS | 5 V |
| AD7 | 92 | В | 70 | AD7 | TS-PD | В | TS | 5 V |
| AD8 | 29 | В | 70 | AD8 | TS-PD | В | TS | 5 V |
| AD9 | 35 | В | 70 | AD9 | TS-PD | В | TS | 5 V |
| AD10 | 39 | В | 70 | AD10 | TS-PD | В | TS | 5 V |
| AD11 | 47 | В | 70 | AD11 | TS-PD | В | TS | 5 V |
| AD12 | 52 | В | 70 | AD12 | TS-PD | В | TS | 5 V |
| AD13 | 67 | В | 70 | AD13 | TS-PD | В | TS | 5 V |
| AD14 | 87 | В | 70 | AD14 | TS-PD | В | TS | 5 V |
| AD15 | 93 | В | 70 | AD15 | TS-PD | В | TS | 5 V |
| ALE [PIO33] | 19 | O STI-PD [STI] [O] | 50 | ALE | TS-PD | 0 | TS-PD | 5 V |
| ARDY [PIO8] | 14 | STI-PU STI-PU[STI][O] | 50 | ARDY | STI-PU | STI-PU | STI | 5 V |

| | | Table 35. | PIN LISI | Summary (C | ontinuea | , | | |
|--|------------|------------------------------|---------------------|---------------------|----------------|----------------------|---------------|-----|
| Signal Name [Alternate Function] {Pinstrap} | Pin No. | Туре | Max Load (pF) | Default Function | Reset State | Default Operation | Hold State | 5 V |
| BHE [PIO34] {ADEN} | 20 | O STI-PU [STI] [O] STI | 50 | BHE | STI-PU | 0 | TS-PU | 5 V |
| BSIZE8 | 94 | 0 | 50 | BSIZE8 | TS-PU | 0 | _ | |
| DEN [DS] [PIO30] | 18 | O O STI-PU [STI] [O] | 50 | DEN | TS-PU | 0 | TS-PU | 5 V |
| [DRQ0] PIO9 | 124 | STI-PD STI-PD [STI] [O] | 50 | PIO9 | STI-PD | STI-PD [STI] [O] | _ | 5 V |
| DRQ1 | 105 | STI-PD | _ | DRQ1 | STI-PD | STI-PD | _ | 5 V |
| DT/R [PIO29] | 17 | O STI-PU [STI] [O] | 50 | DT/R | TS-PU | 0 | TS-PU | 5 V |
| HLDA {CLKSEL1} | 98 | O STI | 50 | HLDA | STI-PU | 0 | Н | 5 V |
| HOLD | 99 | STI | | HOLD | STI-PD | STI | Н | 5 V |
| RD | 97 | 0 | 70 | RD | TS-PU | 0 | TS-PU | 5 V |
| SO {USBXCVR} | 57 | O STI | 50 | <u>50</u> | STI-PU | 0 | TS | 5 V |
| S1 | 56 | 0 | 50 | S1 | TS-PU | 0 | TS | 5 V |
| S2 | 55 | 0 | 50 | S2 | TS-PU | 0 | TS | 5 V |
| S6 | 54 | 0 | 50 | S6 | TS-PD | 0 | TS | 5 V |
| SRDY [PIO35] | 15 | STI-PU STI-PU [STI] [O] | 50 | SRDY | STI-PU | STI-PU | _ | 5 V |
| WHB | 95 | 0 | 70 | WHB | TS-PU | 0 | TS-PU | 5 V |
| WLB | 96 | 0 | 70 | WLB | TS-PU | 0 | TS-PU | 5 V |
| WR [PIO15] {PRODTST} | 16 | O STI-PU [STI] [O] STI | 50 | WR | STI-PU | 0 | TS-PU | 5 V |
| Chip Selects | | | | | | | | |
| ICS [RAS0] | 131 | 0 | 50 | īcs | TS-PU | 0 | TS-PU | 5 V |
| [MCS0] PIO4 {UCSX8} | 126 | O STI-PU [STI] [O] STI | 50 | PIO4 | STI-PU | STI-PU [STI] [O] | TS-PU | 5 V |
| MCS1 [CAS1] | 127 | 0 0 | 50 | MCS1 | TS-PU | 0 | TS-PU | 5 V |
| MCS2 [CAS0] | 128 | 0 0 | 50 | MCS2 | TS-PU | 0 | TS-PU | 5 V |
| [MCS3] [RAS1] PIO5 | 129 | 0 0 STI-PU [STI] [O] | 50 | PIO5 | STI-PU | STI-PU [STI] [O] | TS-PU | 5 V |
| PCS0 [PIO13] {USBSEL1} | 5 | O STI-PU [STI] [O] STI | 50 | PCS0 | STI-PU | 0 | TS-PU | 5 V |
| PCS1 [PIO14] {USBSEL2} | 6 | O STI-PU [STI] [O] STI | 50 | PCS1 | STI-PU | 0 | TS-PU | 5 V |
| PCS2 | 7 | 0 | 50 | PCS2 | TS-PU | 0 | TS-PU | 5 V |

| | | Table 35. | PIN LIST | Summary (C | ontinued) | | | |
|--|------------|-----------------------------------|---------------------|---------------------|----------------|----------------------|---------------|----------|
| Signal Name [Alternate Function] {Pinstrap} | Pin No. | Туре | Max Load (pF) | Default Function | Reset State | Default Operation | Hold State | 5 V |
| PCS3 | 8 | 0 | 50 | PCS3 | TS-PU | 0 | TS-PU | 5 V |
| [PCS4] PIO3 {CLKSEL2} | 9 | O STI-PU [STI] [O] STI | 50 | PIO3 | STI-PU | STI-PU [STI] [O] | TS-PU | 5 V |
| [PCS5] PIO2 | 10 | O STI-PU [STI] [O] | 50 | PIO2 | STI-PU | 0 | TS-PU | 5 V |
| [PCS6] PIO32 | 11 | O STI-PU [STI] [O] | 50 | PIO32 | STI-PU | STI-PU [STI] [O] | TS-PU | 5 V |
| [PCS7] PIO31 | 13 | O STI-PU [STI] [O] | 50 | PIO31 | STI-PU | STI-PU [STI] [O] | TS-PU | 5 V |
| UCS {ONCE} | 132 | O STI | 50 | <u>ucs</u> | STI-PU | 0 | TS-PU | 5 V |
| Reset/Clocks | | | | | | | | |
| CLKOUT | 60 | 0 | 70 | CLKOUT | _ | 0 | _ | \top |
| RES | 114 | ST | _ | RES | STI | STI | _ | 5 V |
| RESOUT | 58 | 0 | 50 | RESOUT | Н | 0 | _ | |
| [UCLK] [USBSOF] [USBSCI] PIO21 | 22 | STI O STI STI-PU[STI][O] | 50 | PIO21 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| USBX1 | 75 | STI | _ | USBX1 | _ | STI | _ | _ |
| USBX2 | 76 | 0 | _ | USBX2 | _ | 0 | _ | 1- |
| X1 | 73 | STI | _ | X1 | _ | STI | _ | T — |
| X2 | 74 | 0 | _ | X2 | _ | 0 | _ | |
| Programmable Time | rs | • | ı | • | ·I | | | • |
| [TMRIN0] PIO27 | 142 | STI-PU STI-PU [STI] [O] | 50 | PIO27 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| [TMRIN1] PIO0 | 144 | STI-PU STI-PU [STI] [O] | 50 | PIO0 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| [TMROUT0] PIO28 | 141 | O STI-PD [STI] [O] | 50 | PIO28 | STI-PD | STI-PD [STI] [O] | TS | 5 V |
| [TMROUT1] PIO1 | 143 | O STI-PD [STI] [O] | 50 | PIO1 | STI-PD | STI-PD [STI] [O] | TS | 5 V |
| Interrupts | | | | | | | | |
| INT0 | 107 | STI | _ | INT0 | STI-PU | STI | _ | 5 V |
| INT1 | 109 | STI | | INT1 | STI-PU | STI | _ | 5 V |
| INT2 | 110 | STI | _ | INT2 | STI-PU | STI | | 5 V |
| INT3 | 111 | STI | | INT3 | STI-PU | STI | _ | 5 V |
| INT4 | 112 | STI | | INT4 | STI-PU | STI | _ | 5 V |
| INT5 | 113 | STI | _ | INT5 | STI-PU | STI | _ | 5 V |
| [INT6] PIO19 | 145 | STI STI-PU [STI] [O] | 50 | PIO19 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| [INT7] PIO7 | 146 | STI STI-PU [STI] [O] | 50 | PIO7 | STI-PU | STI-PU [STI] [O] | _ | 5 V |


| | | lable 35. | FIII LISI | Summary (C | ontinueu) | | | |
|--|------------|----------------------------------|---------------------|---------------------|----------------|----------------------|---------------|-----|
| Signal Name [Alternate Function] {Pinstrap} | Pin No. | Туре | Max Load (pF) | Default Function | Reset State | Default Operation | Hold State | 5 V |
| [INT8] [PWD] PIO6 | 147 | STI STI STI-PU [STI] [O] | 50 | PIO6 | STI-PU | STI-PU [STI] [O] | 1 | 5 V |
| NMI | 115 | STI | | NMI | STI-PU | STI | 1 | 5 V |
| Synchronous Comm | unication | s Interfaces | | | | | | |
| Channel A | | | | | | | | |
| DCE_RXD_A [GCI_DD_A] [PCM_RXD_A] | 118 | STI B-OD STI | 50 | DCE_RXD_A | STI-PU | STI | _ | 5 V |
| DCE_TXD_A [GCI_DU_A] [PCM_TXD_A] | 119 | O-OD B-OD O-LS | 50 | DCE_TXD_A | TS-PU | OD-O | _ | 5 V |
| DCE_RCLK_A [GCI_DCL_A] [PCM_CLK_A] | 117 | STI STI STI | _ | DCE_RCLK_A | STI-PU | STI | _ | 5 V |
| DCE_TCLK_A [GCI_FSC_A] [PCM_FSC_A] | 116 | STI STI STI | | DCE_TCLK_A | STI-PU | STI | 1 | 5 V |
| [DCE_CTS_A] [PCM_TSC_A] PIO17 | 123 | STI OD STI-PU [STI] [O] | 50 | PIO17 | STI-PU | STI-PU [STI] [O] | | 5 V |
| [DCE_RTR_A] PIO18 | 122 | O STI-PU [STI] [O] | 30 | PIO18 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| Channel B | | | | | | | | |
| [DCE_RXD_B] [PCM_RXD_B] PIO36 | 138 | STI STI STI-PU [STI] [O] | 50 | PIO36 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| [DCE_TXD_B] [PCM_TXD_B] PIO37 | 139 | OD-O O-LS STI-PU [STI] [O] | 50 | PIO37 | STI-PU | STI-PU [STI] [O] | | 5 V |
| [DCE_RCLK_B] [PCM_CLK_B] PIO40 | 135 | STI STI STI-PU [STI] [O] | 50 | PIO40 | STI-PU | STI-PU [STI] [O] | l | 5 V |
| [DCE_TCLK_B] [PCM_FSC_B] PIO41 | 134 | STI STI STI-PU [STI] [O] | 50 | PIO41 | STI-PU | STI-PU [STI] [O] | | 5 V |
| [DCE_CTS_B] [PCM_TSC_B] PIO38 | 137 | STI OD STI-PU [STI] [O] | 50 | PIO38 | STI-PU | STI-PU [STI] [O] | | 5 V |
| [DCE_RTR_B] PIO39 | 136 | O STI-PU [STI] [O] | 30 | PIO39 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| Channel C | | | | | | | | |
| [DCE_RXD_C] [PCM_RXD_C] PIO42 | 153 | STI STI STI-PD [STI] [O] | 50 | PIO42 | STI-PD | STI-PD [STI] [O] | _ | 5 V |
| [DCE_TXD_C] [PCM_TXD_C] PIO43 | 154 | OD-O O-LS STI-PD [STI] [O] | 50 | PIO43 | STI-PD | STI-PD [STI] [O] | _ | 5 V |

| | | Table 35. | FIII LISI | Summary (C | onunuea) | | | |
|--|------------|---------------------------------------|---------------------|---------------------|----------------|----------------------|---------------|-----|
| Signal Name [Alternate Function] {Pinstrap} | Pin No. | Туре | Max Load (pF) | Default Function | Reset State | Default Operation | Hold State | 5 V |
| [DCE_RCLK_C] [PCM_CLK_C] PIO22 | 150 | STI STI-O STI-PD [STI] [O] | 50 | PIO22 | STI-PD | STI-PD [STI] [O] | 1 | 5 V |
| [DCE_TCLK_C] [PCM_FSC_C] PIO23 | 149 | STI-O STI-PD [STI] [O] | 50 | PIO23 | STI-PD | STI-PD [STI] [O] | | 5 V |
| [DCE_CTS_C] [PCM_TSC_C] PIO44 | 152 | STI OD STI-PU [STI] [O] | 50 | PIO44 | STI-PU | STI-PU [STI] [O] | ı | 5 V |
| [DCE_RTR_C] PIO45 | 151 | O STI-PU [STI] [O] | 30 | PIO45 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| Low-Speed UART/Sy | nchronou | s Communication | ons Chan | nel D | | | | _ |
| [RXD_U] (UART) [DCE_RXD_D] [PCM_RXD_D] PIO26 | 158 | STI STI STI-PU [STI] [O] | 50 | PIO26 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| [TXD_U] (UART) [DCE_TXD_D] [PCM_TXD_D] PIO20 | 159 | O OD-O O-LS STI-PU [STI] [O] | 50 | PIO20 | STI-PU | STI-PU [STI] [O] | | 5 V |
| [CTS_U] (UART) [DCE_TCLK_D] [PCM_FSC_D] PIO24 | 157 | STI STI STI-PU [STI] [O] | 50 | PIO24 | STI-PU | STI-PU [STI] [O] | l | 5 V |
| [RTR_U] (UART) [DCE_RCLK_D] [PCM_CLK_D] PIO25 | 156 | O STI STI STI-PU [STI] [O] | 30 | PIO25 | STI-PU | STI-PU [STI] [O] | l | 5 V |
| High-Speed UART | | | | | | | | |
| [RXD_HU] PIO16 | 25 | STI STI-PU [STI] [O] | 50 | PIO16 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| TXD_HU | 26 | 0 | 30 | TXD_HU | TS-PU | 0 | | 5 V |
| [CTS_HU] [DCE_CTS_D] [PCM_TSC_D] PIO46 | 24 | STI STI STI-PU [STI] [O] | 50 | PIO46 | STI-PU | STI-PU [STI] [O] | ı | 5 V |
| [RTR_HU] [DCE_RTR_D] PIO47 | 23 | 0 0 STI-PU [STI] [O] | 30 | PIO47 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| Debug Support | | | | | | | | |
| QS0 | 62 | 0 | 30 | QS0 | TS-PD | 0 | _ | 5 V |
| QS1 | 63 | 0 | 30 | QS1 | TS-PD | 0 | _ | 5 V |
| Universal Serial Bus | T | Ţ | | | | | | |
| USBD+ [UDPLS] | 81 | B STI | | USBD+ | TS | В | _ | |
| USBD- [UDMNS] | 80 | B STI | _ | USBD- | TS | В | _ | _ |


| | | lable 35. | FIII LIS | Summary (| continued) | | | |
|--|------------|-----------------------|---------------------|---------------------|----------------|----------------------|---------------|-----|
| Signal Name [Alternate Function] {Pinstrap} | Pin No. | Туре | Max Load (pF) | Default Function | Reset State | Default Operation | Hold State | 5 V |
| Synchronous Serial | Interface | | | | | | | |
| [SCLK] PIO11 | 3 | O STI-PU [STI] [O] | 50 | PIO11 | STI-PU | STI-PU [STI] [O] | - | 5 V |
| [SDATA] PIO12 | 4 | O STI-PU [STI] [O] | 50 | PIO12 | STI-PU | STI-PU [STI] [O] | _ | 5 V |
| [SDEN] PIO10 | 2 | O STI-PD [STI] [O] | 50 | PIO10 | STI-PD | STI-PD [STI] [O] | _ | 5 V |
| Reserved Pins | | | | | | | | |
| RSVRD1 [UXVRCV] | 104 | — STI | | _ | STI-PU | _ | _ | - |
| RSVRD2 [UXVOE] | 103 | - 0 | 50 | _ | TS-PU | _ | _ | _ |
| RSVRD3 [UTXDMNS] | 102 | 0 | 50 | _ | PU | | | |
| RSVRD4 [UTXDPLS] | 101 | 0 | 50 | _ | PU | _ | _ | |
| Power and Ground | | | | | | | | |
| v _{cc} | 12 | _ | _ | _ | _ | _ | _ | |
| V _{CC} | 27 | _ | _ | _ | _ | _ | _ | _ |
| V _{CC} | 40 | _ | | _ | _ | _ | | _ |
| V _{CC} | 48 | _ | _ | _ | _ | _ | _ | _ |
| V _{CC} | 59 | _ | | _ | _ | _ | _ | |
| V _{CC} | 68 | _ | | _ | _ | _ | _ | _ |
| V _{CC} | 78 | _ | _ | _ | _ | _ | _ | |
| V _{CC} | 91 | _ | _ | | _ | | | _ |
| V _{CC} | 106 | _ | _ | _ | _ | _ | _ | |
| V _{CC} | 120 | _ | _ | _ | _ | _ | _ | _ |
| V _{CC} | 125 | _ | _ | _ | _ | _ | _ | |
| V _{CC} | 133 | _ | _ | _ | _ | | | _ |
| V _{CC} | 148 | _ | _ | _ | _ | | | _ |
| V _{CC} | 160 | | | _ | _ | _ | _ | _ |
| V _{CC} _A | 77 | | _ | _ | _ | _ | | |
| V _{CC} _USB | 79 | _ | | _ | _ | _ | | |
| V_{SS} | 1 | _ | _ | _ | | _ | _ | |
| V_{SS} | 21 | _ | | _ | | _ | _ | |
| V_{SS} | 33 | _ | _ | _ | | _ | _ | |
| V_{SS} | 41 | | | _ | _ | <u> </u> | | |
| V_{SS} | 53 | _ | | | _ | <u> </u> | _ | _ |
| V_{SS} | 61 | | | _ | | | _ | |
| V_{SS} | 71 | _ | | | | | _ | _ |
| V_{SS} | 83 | _ | _ | _ | | _ | _ | |
| V_{SS} | 100 | | | _ | | _ | _ | _ |
| V_{SS} | 108 | _ | _ | _ | | _ | _ | |
| V_{SS} | 121 | _ | _ | _ | _ | _ | _ | _ |

| Signal Name [Alternate Function] {Pinstrap} | Pin No. | Туре | Max Load (pF) | Default Function | Reset State | Default Operation | Hold State | 5 V |
|--|------------|------|---------------------|---------------------|----------------|----------------------|---------------|-----|
| V _{SS} | 130 | _ | _ | _ | _ | _ | _ | _ |
| V _{SS} | 140 | _ | _ | _ | _ | _ | _ | |
| V _{SS} | 155 | _ | _ | _ | _ | _ | _ | _ |
| V _{SS} _A | 72 | _ | _ | _ | _ | | _ | _ |
| V _{SS} _USB | 82 | _ | _ | _ | _ | _ | _ | _ |

APPENDIX B—PHYSICAL DIMENSIONS: PQR160, PLASTIC QUAD FLAT PACK (PQFP)



16-038-PQR-1 PQR160 12-22-95 lv



The E86 Family of Embedded Microprocessors and Microcontrollers

RELATED AMD PRODUCTS—E86[™] Family Devices

| Device | Description |
|-------------------------|---|
| 80C186 | 16-bit microcontroller |
| 80C188 | 16-bit microcontroller with 8-bit external data bus |
| 80L186 | Low-voltage, 16-bit microcontroller |
| 80L188 | Low-voltage, 16-bit microcontroller with 8-bit external data bus |
| Am186EM | High-performance, 80C186-compatible, 16-bit embedded microcontroller |
| Am188EM | High-performance, 80C188-compatible, 16-bit embedded microcontroller with 8-bit external data bus |
| Am186EMLV | High-performance, 80C186-compatible, low-voltage, 16-bit embedded microcontroller |
| Am188EMLV | High-performance, 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8-bit external data bus |
| Am186ES | High-performance, 80C186-compatible, 16-bit embedded microcontroller |
| Am188ES | High-performance, 80C188-compatible, 16-bit embedded microcontroller with 8-bit external data bus |
| Am186ESLV | High-performance, 80C186-compatible, low-voltage, 16-bit embedded microcontroller |
| Am188ESLV | High-performance, 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8-bit external data bus |
| Am186ED | High-performance, 80C186- and 80C188-compatible, 16-bit embedded microcontroller with 8- or 16-bit external data bus |
| Am186EDLV | High-performance, 80C186- and 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8- or 16-bit external data bus |
| Am186ER | High-performance, 80C186-compatible, low-voltage, 16-bit embedded microcontroller with 32 Kbyte of Internal RAM |
| Am188ER | High-performance, 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8-bit external data bus and 32 Kbyte of internal RAM |
| Am186CC | High-performance, 80C186-compatible 16-bit embedded communications controller |
| Élan [™] SC300 | High-performance, highly integrated, low-voltage, 32-bit embedded microcontroller |
| ÉlanSC310 | High-performance, single-chip, 32-bit embedded PC/AT microcontroller |
| ÉlanSC400 | Single-chip, low-power, PC/AT-compatible microcontroller |
| ÉlanSC410 | Single-chip, PC/AT-compatible microcontroller |
| Am386®DX | High-performance, 32-bit embedded microprocessor with 32-bit external data bus |
| Am386®SX | High-performance, 32-bit embedded microprocessor with 16-bit external data bus |
| Am486®DX | High-performance, 32-bit embedded microprocessor with 32-bit external data bus |
| | |

RELATED DOCUMENTS

The following documents provide additional information regarding the Am186CC controller.

- Am186[™]CC Communications Controller User's Manual, order #21914
- Am186[™]CC Communications Controller Register Set Manual. order #21916
- Am186 and Am188 Family Instruction Set Manual, order #21267
- Interfacing an Am186[™]CC Communications Controller to an AMD SLAC[™] Device Using the Enhanced SSI, order #21921
- More than a Meg on an Am186[™] (order #TBD)

Other information of interest includes:

- E86[™] Family Products and Development Tools CD, order #21058
- IOM-2 Interface Reference Guide, order #12576

Am186CC CONTROLLER CUSTOMER DEVELOPMENT PLATFORM

The Am186CC controller customer development platform is provided as a test and development platform for the Am186CC controller. Most of the controller's features and options can be exercised on this platform. Because there are numerous options and debug features available, this platform is a much larger form factor than could be achieved with a dedicated set of features. This evaluation platform can be used to experiment with design tradeoffs and develop firmware or software for the Am186CC controller.

THIRD-PARTY DEVELOPMENT SUPPORT PRODUCTS

The FusionE86SM Program of Partnerships for Application Solutions provides the customer with an array of products designed to meet critical time-to-market needs. Products and solutions available from the AMD FusionE86 partners include protocol stacks, emulators, hardware and software debuggers, board-level products, and software development tools, among others.

In addition, mature development tools and applications for the x86 platform are widely available in the general marketplace.

CUSTOMER SERVICE

The AMD customer service network includes U.S. offices, international offices, and a customer training center. Expert technical assistance is available from the AMD worldwide staff of field application engineers and factory support staff who can answer E86 and Comm86 family hardware and software development questions.

Hotline and World Wide Web Support

For answers to technical questions, AMD provides a toll-free number for direct access to our corporate applications hotline. Also available is the AMD World Wide Web home page and FTP site, which provide the latest product information, including technical information and data on upcoming product releases.

For technical support questions on all E86 and Comm86 products, send e-mail to **lpd.support@amd.com**.

Corporate Applications Hotline

(800) 222-9323 Toll-free for U.S. and Canada 44-(0) 1276-803-299 U.K. and Europe hotline

Additional contact information is listed on the back of this datasheet.

World Wide Web Home Page and FTP Site

To access the AMD home page go to: http://www.amd.com.

To download documents and software, ftp to **ftp.amd.com** and log on as anonymous using your E-mail address as a password. Or via your web browser, go to **ftp://ftp.amd.com**.

Questions, requests, and input concerning AMD's WWW pages can be sent via e-mail to webmaster@amd.com.

Documentation and Literature

Free information such as data books, user's manuals, data sheets, application notes, the FusionE86 Partner Solutions Catalog, and other literature is available with a simple phone call. Internationally, contact your local AMD sales office for product literature.

Literature Ordering

(800) 222-9323 Toll-free for U.S. and Canada

(512) 602-5651 Direct dial worldwide

(512) 602-7639 Fax



Trademarks

© 1998 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Am386 and Am486 are registered trademarks, and Am186, Am188, Comm86, E86, K86, Élan, and SLAC are trademarks of Advanced Micro Devices, Inc.

FusionE86 is a service mark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.