型番 | TLV7111833DDSER |
---|---|
メーカー | TI |
Adjustability | FIXED |
Dropout Voltage1-Nom | 0.15 V |
Dropout Voltage2-Max | 0.2 V |
Input Voltage Absolute-Max | 6 V |
Input Voltage-Max | 5.5 V |
Input Voltage-Min | 2 V |
JESD-30 Code | S-PDSO-N6 |
JESD-609 Code | e4 |
Length | 1.5 mm |
Line Regulation-Max | 0.005 % |
Load Regulation-Max | 0.015 % |
Moisture Sensitivity Level | 1 |
Number of Functions | 1 |
Number of Outputs | 2 |
Number of Terminals | 6 |
Operating Temperature, TJ-Max | 125 Cel |
Operating Temperature, TJ-Min | -40 Cel |
Operating Temperature-Max | 125 Cel |
Operating Temperature-Min | -40 Cel |
Output Current1-Max | 0.2 A |
Output Current2-Max | 0.2 A |
Output Voltage1-Max | 1.836 V |
Output Voltage1-Min | 1.764 V |
Output Voltage1-Nom | 1.8 V |
Output Voltage2-Max | 3.366 V |
Output Voltage2-Min | 3.234 V |
Output Voltage2-Nom | 3.3 V |
Package Body Material | PLASTIC/EPOXY |
Package Code | VSON |
Package Equivalence Code | SOLCC6,.06,20 |
Package Shape | SQUARE |
Package Style | SMALL OUTLINE, VERY THIN PROFILE Meter |
Packing Method | TR |
Peak Reflow Temperature (Cel) | 260 |
Qualification Status | Not Qualified |
Regulator Type | FIXED POSITIVE MULTIPLE OUTPUT LDO REGULATOR |
Seated Height-Max | 0.8 mm |
Sub Category | Other Regulators |
Surface Mount | YES |
Technology | CMOS |
Terminal Finish | Nickel/Palladium/Gold (Ni/Pd/Au) |
Terminal Form | NO LEAD |
Terminal Pitch | 0.5 mm |
Terminal Position | DUAL |
Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
Voltage Tolerance-Max | 2 % |
Width | 1.5 mm |
会社名称 | Texas Instruments Incorporated. |
---|---|
設立 | 1930 |
資本金 | USD 816 million |
所在地 | 12500 TI Boulevard Dallas, Texas 75243 USA |
URL | http://www.ti.com/ |
TLV7111833DDSER - TI の商品詳細ページです。