CMOS標準ロジックIC
型番 | SN74LVT18512DGGR |
---|---|
メーカー | TI |
種別 | CMOS標準ロジックIC |
データシート | ![]() |
CPU Family | LVT |
External Data Bus Width | 0 |
JESD-30 Code | R-PDSO-G64 |
JESD-609 Code | e4 |
Length | 17 mm |
Moisture Sensitivity Level | 1 |
Number of Terminals | 64 |
Operating Temperature-Max | 85 Cel |
Operating Temperature-Min | -40 Cel |
Package Body Material | PLASTIC/EPOXY |
Package Code | TSSOP |
Package Shape | RECTANGULAR |
Package Style | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH Meter |
Peak Reflow Temperature (Cel) | 260 |
Qualification Status | Not Qualified |
Seated Height-Max | 1.2 mm |
Supply Current-Max | 24 mA |
Supply Voltage-Max | 3.6 V |
Supply Voltage-Min | 2.7 V |
Supply Voltage-Nom | 3.3 V |
Surface Mount | YES |
Technology | CMOS |
Temperature Grade | INDUSTRIAL |
Terminal Finish | Nickel/Palladium/Gold (Ni/Pd/Au) |
Terminal Form | GULL WING |
Terminal Pitch | 0.5 mm |
Terminal Position | DUAL |
Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
Width | 6.1 mm |
uPs/uCs/Peripheral ICs Type | MICROPROCESSOR CIRCUIT |
会社名称 | Texas Instruments Incorporated. |
---|---|
設立 | 1930 |
資本金 | USD 816 million |
所在地 | 12500 TI Boulevard Dallas, Texas 75243 USA |
URL | http://www.ti.com/ |
SN74LVT18512DGGR - TI の商品詳細ページです。