SN74LV8153N データシート Ti

SN74LV8153N - TI の商品詳細ページです。

1
No Image
  • 個
２営業日以内に回答いたします
この商品のお問い合わせ

CMOS標準ロジックIC|パッケージ：PDIP | 梱包：Tube

SN74LV8153N の詳細情報

  • 仕様・詳細
  • メーカー情報
型番SN74LV8153N
メーカーTI
種別CMOS標準ロジックIC
データシートProduct_list_pdf
Count Direction RIGHT
Family LV/LV-A/LVX/H
JESD-30 Code R-PDIP-T20
JESD-609 Code e4
Length 25.4 mm
Load Capacitance (CL) 50 pF
Logic IC Type SERIAL IN PARALLEL OUT
Max I(ol) 0.04 Amp
Moisture Sensitivity Level 1
Number of Bits 8
Number of Functions 1
Number of Terminals 20
Operating Temperature-Max 85 Cel
Operating Temperature-Min -40 Cel
Output Characteristics 3-STATE
Output Polarity TRUE
Package Body Material PLASTIC/EPOXY
Package Code DIP
Package Shape RECTANGULAR
Package Style IN-LINE Meter
Packing Method TUBE
Peak Reflow Temperature (Cel) 260
Power Supply Current-Max (ICC) 20 mA
Qualification Status Not Qualified
Schmitt Trigger YES
Seated Height-Max 5.08 mm
Supply Voltage-Max (Vsup) 5.5 V
Supply Voltage-Min (Vsup) 3 V
Supply Voltage-Nom (Vsup) 3.3 V
Surface Mount NO
Technology CMOS
Temperature Grade INDUSTRIAL
Terminal Finish Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal Form THROUGH-HOLE
Terminal Pitch 2.54 mm
Terminal Position DUAL
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Trigger Type POSITIVE EDGE
Width 7.62 mm
会社名称Texas Instruments Incorporated.
設立1930
資本金USD 816 million
所在地12500 TI Boulevard Dallas, Texas 75243 USA
URLhttp://www.ti.com/

SN74LV8153Nのレビュー

SN74LV8153N のご注文について