CDC7005ZVAR データシート Ti

CDC7005ZVAR - TI の商品詳細ページです。

1
No Image
  • 個
２営業日以内に回答いたします
この商品のお問い合わせ

CDC7005ZVAR の詳細情報

  • 仕様・詳細
  • メーカー情報
型番CDC7005ZVAR
メーカーTI
データシートProduct_list_pdf
Additional Feature INTEGRATED LOW-NOISE OP AMP
Family 7005
Input Conditioning DIFFERENTIAL
JESD-30 Code S-PBGA-B64
JESD-609 Code e1
Length 8 mm
Logic IC Type PLL BASED CLOCK DRIVER
Max I(ol) 0.006 Amp
Moisture Sensitivity Level 3
Number of Functions 1
Number of Inverted Outputs 0
Number of Terminals 64
Number of True Outputs 5
Operating Temperature-Max 85 Cel
Operating Temperature-Min -40 Cel
Output Characteristics 3-STATE
Package Body Material PLASTIC/EPOXY
Package Code LFBGA
Package Shape SQUARE
Package Style GRID ARRAY, LOW PROFILE, FINE PITCH Meter
Packing Method TR
Peak Reflow Temperature (Cel) 260
Power Supply Current-Max (ICC) 265 mA
Propagation Delay (tpd) 0.95 ns
Qualification Status Not Qualified
Same Edge Skew-Max (tskwd) 0.06 ns
Seated Height-Max 1.4 mm
Supply Voltage-Max (Vsup) 3.6 V
Supply Voltage-Min (Vsup) 3 V
Supply Voltage-Nom (Vsup) 3.3 V
Surface Mount YES
Temperature Grade INDUSTRIAL
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
Terminal Form BALL
Terminal Pitch 0.8 mm
Terminal Position BOTTOM
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Width 8 mm
fmax-Min 800 MHz
会社名称Texas Instruments Incorporated.
設立1930
資本金USD 816 million
所在地12500 TI Boulevard Dallas, Texas 75243 USA
URLhttp://www.ti.com/

CDC7005ZVARのレビュー

CDC7005ZVAR のご注文について