CDC3RL02YFPR データシート Ti

CDC3RL02YFPR - TI の商品詳細ページです。

1
No Image
  • 個
２営業日以内に回答いたします
この商品のお問い合わせ

CDC3RL02YFPR の詳細情報

  • 仕様・詳細
  • メーカー情報
型番CDC3RL02YFPR
メーカーTI
データシートProduct_list_pdf
Family CDC
Input Conditioning STANDARD
JESD-30 Code R-PBGA-B8
JESD-609 Code e1
Length 1.57 mm
Load Capacitance (CL) 50 pF
Logic IC Type LOW SKEW CLOCK DRIVER
Max I(ol) 0.008 Amp
Moisture Sensitivity Level 1
Number of Functions 1
Number of Inverted Outputs 0
Number of Terminals 8
Number of True Outputs 2
Operating Temperature-Max 85 Cel
Operating Temperature-Min -40 Cel
Package Body Material PLASTIC/EPOXY
Package Code VFBGA
Package Equivalence Code BGA8,2X4,16
Package Shape RECTANGULAR
Package Style GRID ARRAY, VERY THIN PROFILE, FINE PITCH Meter
Packing Method TR
Peak Reflow Temperature (Cel) 260
Power Supplies 2.5/5 V
Qualification Status Not Qualified
Seated Height-Max 0.5 mm
Sub Category Clock Drivers
Supply Voltage-Max (Vsup) 5.5 V
Supply Voltage-Min (Vsup) 2.3 V
Supply Voltage-Nom (Vsup) 1.8 V
Surface Mount YES
Temperature Grade INDUSTRIAL
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
Terminal Form BALL
Terminal Pitch 0.4 mm
Terminal Position BOTTOM
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Width 0.77 mm
fmax-Min 52 MHz
会社名称Texas Instruments Incorporated.
設立1930
資本金USD 816 million
所在地12500 TI Boulevard Dallas, Texas 75243 USA
URLhttp://www.ti.com/

CDC3RL02YFPRのレビュー

CDC3RL02YFPR のご注文について