CMOS標準ロジックIC|パッケージ:TSSOP|梱包:テーピング(リール)
| 型番 | HD74LV00ATELL |
|---|---|
| メーカー | RENESAS |
| 種別 | CMOS標準ロジックIC |
| データシート | ![]() |
| Family | LV/LV-A/LVX/H |
| JESD-30 Code | R-PDSO-G14 |
| JESD-609 Code | e0 |
| Length | 5 mm |
| Load Capacitance (CL) | 50 pF |
| Logic IC Type | NAND GATE |
| Max I(ol) | 0.006 Amp |
| Moisture Sensitivity Level | 1 |
| Number of Functions | 4 |
| Number of Inputs | 2 |
| Number of Terminals | 14 |
| Operating Temperature-Max | 85 Cel |
| Operating Temperature-Min | -40 Cel |
| Package Body Material | PLASTIC/EPOXY |
| Package Code | TSSOP |
| Package Equivalence Code | TSSOP14,.25 |
| Package Shape | RECTANGULAR |
| Package Style | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH Meter |
| Packing Method | TR |
| Peak Reflow Temperature (Cel) | 260 |
| Power Supplies | 3.3 V |
| Prop. Delay@Nom-Sup | 13 ns |
| Propagation Delay (tpd) | 20 ns |
| Qualification Status | Not Qualified |
| Schmitt Trigger | NO |
| Seated Height-Max | 1.1 mm |
| Sub Category | Gates |
| Supply Voltage-Max (Vsup) | 5.5 V |
| Supply Voltage-Min (Vsup) | 2 V |
| Supply Voltage-Nom (Vsup) | 2.5 V |
| Surface Mount | YES |
| Technology | CMOS |
| Temperature Grade | INDUSTRIAL |
| Terminal Finish | Nickel/Palladium/Gold (Ni/Pd/Au) |
| Terminal Form | GULL WING |
| Terminal Pitch | 0.65 mm |
| Terminal Position | DUAL |
| Time@Peak Reflow Temperature-Max (s) | 20 |
| Width | 4.4 mm |
| 会社名称 | ルネサス エレクトロニクス株式会社 |
|---|---|
| 設立 | 2002年11月1日 |
| 資本金 | 100億円 |
| 所在地 | 135-0061 東京都江東区豊洲三丁目2番24号 |
| URL | http://am.renesas.com/ |
HD74LV00ATELL - RENESAS の商品詳細ページです。