M4A3-256/128-55FAC データシート Lattice

M4A3-256/128-55FAC - LATTICE の商品詳細ページです。

1

184時間8分後 以内に見積もり依頼を頂ければ、
05月08日(水) 9:00 までに見積もり回答いたします。

M4A3-256/128-55FAC の詳細情報

  • 仕様・詳細
  • メーカー情報
型番M4A3-256/128-55FAC
メーカーLATTICE
データシートProduct_list_pdf
Additional Feature YES
Clock Frequency-Max 105 MHz
In-System Programmable YES
JESD-30 Code R-PBGA-B200
JESD-609 Code e0
JTAG BST YES
Length 17 mm
Moisture Sensitivity Level 3
Number of Dedicated Inputs 0
Number of I/O Lines 128
Number of Macro Cells 256
Number of Terminals 200
Operating Temperature-Max 70 Cel
Operating Temperature-Min 0 Cel
Organization 0 DEDICATED INPUTS, 128 I/O
Output Function MACROCELL
Package Body Material PLASTIC/EPOXY
Package Code BGA
Package Equivalence Code BGA256,16X16,40
Package Shape RECTANGULAR
Package Style GRID ARRAY Meter
Peak Reflow Temperature (Cel) 225
Power Supplies 3.3 V
Programmable Logic Type EE PLD
Propagation Delay 5.5 ns
Qualification Status Not Qualified
Seated Height-Max 2.1 mm
Sub Category Programmable Logic Devices
Supply Voltage-Max 3.6 V
Supply Voltage-Min 3 V
Supply Voltage-Nom 3.3 V
Surface Mount YES
Technology CMOS
Temperature Grade COMMERCIAL
Terminal Finish TIN LEAD
Terminal Form BALL
Terminal Pitch 1 mm
Terminal Position BOTTOM
Time@Peak Reflow Temperature-Max (s) 30
Width 17 mm
会社名称Lattice Semiconductor Corporation
設立1983
所在地7th Floor, 111 SW 5th Avenue, Portland OR 97204
URLhttp://www.latticesemi.com/

M4A3-256/128-55FACのレビュー

M4A3-256/128-55FAC のご注文について