GAL6002B-20LJ データシート Lattice

GAL6002B-20LJ - LATTICE の商品詳細ページです。

1
No Image
  • 個
２営業日以内に回答いたします
この商品のお問い合わせ

GAL6002B-20LJ の詳細情報

  • 仕様・詳細
  • メーカー情報
型番GAL6002B-20LJ
メーカーLATTICE
データシートProduct_list_pdf
Additional Feature REGISTER PRELOAD; POWER-UP RESET
Architecture PLS-TYPE
Clock Frequency-Max 37 MHz
JESD-30 Code S-PQCC-J28
JESD-609 Code e0
Length 11.5062 mm
Moisture Sensitivity Level 1
Number of Dedicated Inputs 10
Number of I/O Lines 10
Number of Inputs 20
Number of Outputs 10
Number of Product Terms 75
Number of Terminals 28
Operating Temperature-Max 75 Cel
Operating Temperature-Min 0 Cel
Organization 10 DEDICATED INPUTS, 10 I/O
Output Function MACROCELL
Package Body Material PLASTIC/EPOXY
Package Code QCCJ
Package Equivalence Code LDCC28,.5SQ
Package Shape SQUARE
Package Style CHIP CARRIER Meter
Peak Reflow Temperature (Cel) 225
Power Supplies 5 V
Programmable Logic Type EE PLD
Propagation Delay 20 ns
Qualification Status Not Qualified
Seated Height-Max 4.57 mm
Sub Category Programmable Logic Devices
Supply Voltage-Max 5.25 V
Supply Voltage-Min 4.75 V
Supply Voltage-Nom 5 V
Surface Mount YES
Technology CMOS
Temperature Grade COMMERCIAL EXTENDED
Terminal Finish Tin/Lead (Sn85Pb15)
Terminal Form J BEND
Terminal Pitch 1.27 mm
Terminal Position QUAD
Time@Peak Reflow Temperature-Max (s) 30
Width 11.5062 mm
会社名称Lattice Semiconductor Corporation
設立1983
所在地7th Floor, 111 SW 5th Avenue, Portland OR 97204
URLhttp://www.latticesemi.com/

GAL6002B-20LJのレビュー

GAL6002B-20LJ のご注文について