GAL22V10B-15QP データシート Lattice

GAL22V10B-15QP - LATTICE の商品詳細ページです。

1
GAL22V10B-15QP
  • GAL22V10B-15QP
  • GAL22V10B-15QP
  • GAL22V10B-15QP
  • GAL22V10B-15QP
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
2営業日以内に回答いたします

GAL22V10B-15QP の詳細情報

  • 仕様・詳細
  • メーカー情報
型番GAL22V10B-15QP
メーカーLATTICE
データシートProduct_list_pdf
Additional Feature REGISTER PRELOAD; POWER-UP RESET
Architecture PAL-TYPE
Clock Frequency-Max 55.5 MHz
JESD-30 Code R-PDIP-T24
JESD-609 Code e0
Length 31.877 mm
Number of Dedicated Inputs 11
Number of I/O Lines 10
Number of Inputs 22
Number of Outputs 10
Number of Product Terms 132
Number of Terminals 24
Operating Temperature-Max 75 Cel
Operating Temperature-Min 0 Cel
Organization 11 DEDICATED INPUTS, 10 I/O
Output Function MACROCELL
Package Body Material PLASTIC/EPOXY
Package Code DIP
Package Equivalence Code DIP24,.3
Package Shape RECTANGULAR
Package Style IN-LINE Meter
Power Supplies 5 V
Programmable Logic Type EE PLD
Propagation Delay 15 ns
Qualification Status Not Qualified
Seated Height-Max 4.953 mm
Sub Category Programmable Logic Devices
Supply Voltage-Max 5.25 V
Supply Voltage-Min 4.75 V
Supply Voltage-Nom 5 V
Surface Mount NO
Technology CMOS
Temperature Grade COMMERCIAL EXTENDED
Terminal Finish Tin/Lead (Sn85Pb15)
Terminal Form THROUGH-HOLE
Terminal Pitch 2.54 mm
Terminal Position DUAL
Width 7.62 mm
会社名称Lattice Semiconductor Corporation
設立1983
所在地7th Floor, 111 SW 5th Avenue, Portland OR 97204
URLhttp://www.latticesemi.com/

GAL22V10B-15QPのレビュー

GAL22V10B-15QP のご注文について