| 型番 | GAL16V8A-20LP |
|---|---|
| メーカー | LATTICE |
| データシート | ![]() |
| Architecture | PAL-TYPE |
| Clock Frequency-Max | 33.3 MHz |
| JESD-30 Code | R-PDIP-T20 |
| JESD-609 Code | e0 |
| Number of Dedicated Inputs | 8 |
| Number of I/O Lines | 8 |
| Number of Inputs | 18 |
| Number of Outputs | 8 |
| Number of Product Terms | 64 |
| Number of Terminals | 20 |
| Operating Temperature-Max | 70 Cel |
| Operating Temperature-Min | -40 Cel |
| Organization | 8 DEDICATED INPUTS, 8 I/O |
| Output Function | MACROCELL |
| Package Body Material | PLASTIC/EPOXY |
| Package Code | DIP |
| Package Equivalence Code | DIP20,.3 |
| Package Shape | RECTANGULAR |
| Package Style | IN-LINE Meter |
| Power Supplies | 5 V |
| Programmable Logic Type | EE PLD |
| Propagation Delay | 20 ns |
| Qualification Status | Not Qualified |
| Seated Height-Max | 5.08 mm |
| Sub Category | Programmable Logic Devices |
| Supply Voltage-Max | 5.5 V |
| Supply Voltage-Min | 4.5 V |
| Supply Voltage-Nom | 5 V |
| Surface Mount | NO |
| Technology | CMOS |
| Temperature Grade | COMMERCIAL |
| Terminal Finish | TIN LEAD |
| Terminal Form | THROUGH-HOLE |
| Terminal Pitch | 2.54 mm |
| Terminal Position | DUAL |
| Width | 7.62 mm |
| 会社名称 | Lattice Semiconductor Corporation |
|---|---|
| 設立 | 1983 |
| 所在地 | 7th Floor, 111 SW 5th Avenue, Portland OR 97204 |
| URL | http://www.latticesemi.com/ |
GAL16V8A-20LP - LATTICE の商品詳細ページです。