型番 | 74LVC162374APA |
---|---|
メーカー | IDT |
Control Type | ENABLE LOW |
DLA Qualification | Not Qualified |
Direction | UNIDIRECTIONAL |
Family | LVC/LCX/Z |
J-STD-609 Code | e0 |
JESD-30 Code | R-PDSO-G48 |
JESD-609 Code | e0 |
Load Capacitance (pF) | 50 |
Logic IC Type | BUS DRIVER |
Moisture Sensitivity Level | 1 |
Number of Bits | 16 |
Number of Functions | 1 |
Number of Ports | 2 |
Number of Terminals | 48 |
Operating Temperature-Max (Cel) | 85 |
Operating Temperature-Min (Cel) | -40 |
Output Characteristics | 3-STATE |
Output Low Current-Max (mA) | 12 |
Output Polarity | TRUE |
Package Body Material | PLASTIC/EPOXY |
Package Code | TSSOP |
Package Equivalence Code | TSSOP48,.3,20 |
Package Shape | RECTANGULAR |
Package Style | SMALL OUTLINE, THIN PROFILE, SHRINK PITCH Meter |
Packing Method | TR |
Peak Reflow Temperature (Cel) | 240 |
Power Supplies (V) | 3.3 |
Propagation Delay (ns) | 6.5 |
Propagation Delay-Max@Nom-Sup (ns) | 6.2 |
Sub Category | FF/Latches |
Supply Voltage-Max (V) | 3.6 |
Supply Voltage-Min (V) | 3 |
Supply Voltage-Nom (V) | 3.3 |
Surface Mount | YES |
Technology | CMOS |
Temperature Grade | INDUSTRIAL |
Terminal Finish | TIN LEAD |
Terminal Form | GULL WING |
Terminal Pitch (mm) | 0.5 |
Terminal Position | DUAL |
Time@Peak Reflow Temperature-Max (s) | 20 |
Trigger Type | POSITIVE EDGE |
会社名称 | Integrated Device Technology, Inc. |
---|---|
設立 | 1980 |
所在地 | 6024 Silver Creek Valley Road, San Jose, CA 95138 USA |
URL | http://www.idt.com/ |
74LVC162374APA - IDT の商品詳細ページです。