高速CMOS標準ロジックIC|パッケージ: Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide | Lead free
型番 | MM74HC112N |
---|---|
メーカー | FAIRCHILD |
種別 | 高速CMOS標準ロジックIC |
Family | HC/UH |
JESD-30 Code | R-PDIP-T16 |
JESD-609 Code | e0 |
Length | 19.305 mm |
Load Capacitance (CL) | 50 pF |
Logic IC Type | J-K FLIP-FLOP |
Max Frequency@Nom-Sup | 21000000 Hz |
Max I(ol) | 0.004 Amp |
Number of Bits | 2 |
Number of Functions | 2 |
Number of Terminals | 16 |
Operating Temperature-Max | 85 Cel |
Operating Temperature-Min | -40 Cel |
Output Polarity | COMPLEMENTARY |
Package Body Material | PLASTIC/EPOXY |
Package Code | DIP |
Package Equivalence Code | DIP16,.3 |
Package Shape | RECTANGULAR |
Package Style | IN-LINE Meter |
Power Supplies | 2/6 V |
Propagation Delay (tpd) | 32 ns |
Qualification Status | Not Qualified |
Seated Height-Max | 5.08 mm |
Sub Category | FF/Latches |
Supply Voltage-Max (Vsup) | 6 V |
Supply Voltage-Min (Vsup) | 2 V |
Supply Voltage-Nom (Vsup) | 5 V |
Surface Mount | NO |
Technology | CMOS |
Temperature Grade | INDUSTRIAL |
Terminal Finish | TIN LEAD |
Terminal Form | THROUGH-HOLE |
Terminal Pitch | 2.54 mm |
Terminal Position | DUAL |
Trigger Type | NEGATIVE EDGE |
Width | 7.62 mm |
fmax-Min | 21 MHz |
会社名称 | Fairchild Semiconductor Corporation |
---|---|
設立 | 1957 |
所在地 | 3030 Orchard Parkway San Jose, CA 95134 United States |
URL | http://www.fairchildsemi.com/ |
MM74HC112N - FAIRCHILD の商品詳細ページです。