DM74ALS804AN データシート Fairchild

DM74ALS804AN - FAIRCHILD の商品詳細ページです。

1
No Image
2営業日以内に回答いたします

アドバンストLS-TTL トランジスタ・トランジスタ・ロジック|パッケージ: Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

DM74ALS804AN の詳細情報

  • 仕様・詳細
  • メーカー情報
型番DM74ALS804AN
メーカーFAIRCHILD
種別CMOS標準ロジックIC
データシートProduct_list_pdf
Additional Feature IOL = 24MA @ VOL = 0.5V; IOH = 15MA @ VOH = 2V
Family ALS
JESD-30 Code R-PDIP-T20
JESD-609 Code e0
Length 26.075 mm
Load Capacitance (CL) 50 pF
Logic IC Type NAND GATE
Max I(ol) 0.024 Amp
Number of Functions 6
Number of Inputs 2
Number of Terminals 20
Operating Temperature-Max 70 Cel
Operating Temperature-Min 0 Cel
Package Body Material PLASTIC/EPOXY
Package Code DIP
Package Equivalence Code DIP20,.3
Package Shape RECTANGULAR
Package Style IN-LINE Meter
Power Supplies 5 V
Power Supply Current-Max (ICC) 12 mA
Prop. Delay@Nom-Sup 8 ns
Propagation Delay (tpd) 8 ns
Qualification Status Not Qualified
Schmitt Trigger NO
Seated Height-Max 5.08 mm
Sub Category Gates
Supply Voltage-Max (Vsup) 5.5 V
Supply Voltage-Min (Vsup) 4.5 V
Supply Voltage-Nom (Vsup) 5 V
Surface Mount NO
Technology TTL
Temperature Grade COMMERCIAL
Terminal Finish MATTE TIN
Terminal Form THROUGH-HOLE
Terminal Pitch 2.54 mm
Terminal Position DUAL
Width 7.62 mm
会社名称Fairchild Semiconductor Corporation
設立1957
所在地3030 Orchard Parkway San Jose, CA 95134 United States
URLhttp://www.fairchildsemi.com/

DM74ALS804ANのレビュー

DM74ALS804AN のご注文について