74ACTQ32PC データシート Fairchild

74ACTQ32PC - FAIRCHILD の商品詳細ページです。

1
No Image
2営業日以内に回答いたします

Advanced CMOSロジックIC|パッケージ: Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide | Lead free

74ACTQ32PC の詳細情報

  • 仕様・詳細
  • メーカー情報
型番74ACTQ32PC
メーカーFAIRCHILD
種別Advanced CMOSロジックIC
データシートProduct_list_pdf
Family ACT
JESD-30 Code R-PDIP-T14
JESD-609 Code e0
Length 19.18 mm
Load Capacitance (CL) 50 pF
Logic IC Type OR GATE
Max I(ol) 0.024 Amp
Number of Functions 4
Number of Inputs 2
Number of Terminals 14
Operating Temperature-Max 85 Cel
Operating Temperature-Min -40 Cel
Package Body Material PLASTIC/EPOXY
Package Code DIP
Package Equivalence Code DIP14,.3
Package Shape RECTANGULAR
Package Style IN-LINE Meter
Peak Reflow Temperature (Cel) NOT SPECIFIED
Power Supplies 5 V
Prop. Delay@Nom-Sup 7 ns
Propagation Delay (tpd) 7 ns
Qualification Status Not Qualified
Schmitt Trigger NO
Seated Height-Max 5.08 mm
Sub Category Gates
Supply Voltage-Max (Vsup) 5.5 V
Supply Voltage-Min (Vsup) 4.5 V
Supply Voltage-Nom (Vsup) 5 V
Surface Mount NO
Technology CMOS
Temperature Grade INDUSTRIAL
Terminal Finish Tin/Lead (Sn/Pb)
Terminal Form THROUGH-HOLE
Terminal Pitch 2.54 mm
Terminal Position DUAL
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Width 7.62 mm
会社名称Fairchild Semiconductor Corporation
設立1957
所在地3030 Orchard Parkway San Jose, CA 95134 United States
URLhttp://www.fairchildsemi.com/

74ACTQ32PCのレビュー

74ACTQ32PC のご注文について