74ACTQ240PC データシート Fairchild

74ACTQ240PC - FAIRCHILD の商品詳細ページです。

1
74ACTQ240PC
  • 74ACTQ240PC
  • 74ACTQ240PC
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
2営業日以内に回答いたします

Advanced CMOSロジックIC|パッケージ: Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide | Lead free

74ACTQ240PC の詳細情報

  • 仕様・詳細
  • メーカー情報
型番74ACTQ240PC
メーカーFAIRCHILD
種別Advanced CMOSロジックIC
データシートProduct_list_pdf
Additional Feature MAX VOLP = 1.5V AT VCC = 5V, TA = 25 DEGREE C; MAX OUTPUT SKEW = 1000PS
Control Type ENABLE LOW
Family ACT
JESD-30 Code R-PDIP-T20
JESD-609 Code e0
Length 8.89 mm
Load Capacitance (CL) 50 pF
Logic IC Type BUS DRIVER
Max I(ol) 0.024 Amp
Number of Bits 4
Number of Functions 2
Number of Ports 2
Number of Terminals 20
Operating Temperature-Max 85 Cel
Operating Temperature-Min -40 Cel
Output Characteristics 3-STATE
Output Polarity INVERTED
Package Body Material PLASTIC/EPOXY
Package Code DIP
Package Equivalence Code DIP20,.3
Package Shape RECTANGULAR
Package Style CHIP CARRIER Meter
Peak Reflow Temperature (Cel) NOT SPECIFIED
Power Supplies 5 V
Prop. Delay@Nom-Sup 7.5 ns
Propagation Delay (tpd) 7.5 ns
Qualification Status Not Qualified
Seated Height-Max 4.57 mm
Sub Category Bus Driver/Transceivers
Supply Voltage-Max (Vsup) 5.5 V
Supply Voltage-Min (Vsup) 4.5 V
Supply Voltage-Nom (Vsup) 5 V
Surface Mount NO
Technology CMOS
Temperature Grade INDUSTRIAL
Terminal Finish Tin/Lead (Sn/Pb)
Terminal Form J BEND
Terminal Pitch 1.27 mm
Terminal Position DUAL
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Width 7.62 mm
会社名称Fairchild Semiconductor Corporation
設立1957
所在地3030 Orchard Parkway San Jose, CA 95134 United States
URLhttp://www.fairchildsemi.com/

74ACTQ240PCのレビュー

74ACTQ240PC のご注文について