Advanced CMOSロジックIC|パッケージ: Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide | Lead free
型番 | 74ACT74PC |
---|---|
メーカー | FAIRCHILD |
種別 | Advanced CMOSロジックIC |
Family | ACT |
JESD-30 Code | R-PDIP-T14 |
JESD-609 Code | e0 |
Length | 19.05 mm |
Load Capacitance (CL) | 50 pF |
Logic IC Type | D FLIP-FLOP |
Max Frequency@Nom-Sup | 125000000 Hz |
Max I(ol) | 0.024 Amp |
Number of Bits | 1 |
Number of Functions | 2 |
Number of Terminals | 14 |
Operating Temperature-Max | 85 Cel |
Operating Temperature-Min | -40 Cel |
Output Polarity | COMPLEMENTARY |
Package Body Material | PLASTIC/EPOXY |
Package Code | DIP |
Package Equivalence Code | DIP14,.3 |
Package Shape | RECTANGULAR |
Package Style | IN-LINE Meter |
Peak Reflow Temperature (Cel) | NOT SPECIFIED |
Power Supplies | 5 V |
Propagation Delay (tpd) | 11.5 ns |
Qualification Status | Not Qualified |
Seated Height-Max | 5.08 mm |
Sub Category | FF/Latches |
Supply Voltage-Max (Vsup) | 5.5 V |
Supply Voltage-Min (Vsup) | 4.5 V |
Supply Voltage-Nom (Vsup) | 5 V |
Surface Mount | NO |
Technology | CMOS |
Temperature Grade | INDUSTRIAL |
Terminal Finish | MATTE TIN |
Terminal Form | THROUGH-HOLE |
Terminal Pitch | 2.54 mm |
Terminal Position | DUAL |
Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
Trigger Type | POSITIVE EDGE |
Width | 7.62 mm |
fmax-Min | 125 MHz |
会社名称 | Fairchild Semiconductor Corporation |
---|---|
設立 | 1957 |
所在地 | 3030 Orchard Parkway San Jose, CA 95134 United States |
URL | http://www.fairchildsemi.com/ |
74ACT74PC - FAIRCHILD の商品詳細ページです。