74AC648SPC データシート Fairchild

74AC648SPC - FAIRCHILD の商品詳細ページです。

1
No Image
2営業日以内に回答いたします

Advanced CMOSロジックIC|パッケージ: Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide | Lead free

74AC648SPC の詳細情報

  • 仕様・詳細
  • メーカー情報
型番74AC648SPC
メーカーFAIRCHILD
種別Advanced CMOSロジックIC
データシートProduct_list_pdf
Additional Feature SELECT INPUT FOR MULTIPLEXED TRANSMISSION OF REGISTERED/REAL TIME DATA
Control Type INDEPENDENT CONTROL
Count Direction BIDIRECTIONAL
Family AC
JESD-30 Code R-PDIP-T24
JESD-609 Code e0
Length 31.915 mm
Load Capacitance (CL) 50 pF
Logic IC Type REGISTERED BUS TRANSCEIVER
Max I(ol) 0.012 Amp
Number of Bits 8
Number of Functions 1
Number of Ports 2
Number of Terminals 24
Operating Temperature-Max 85 Cel
Operating Temperature-Min -40 Cel
Output Characteristics 3-STATE
Output Polarity INVERTED
Package Body Material PLASTIC/EPOXY
Package Code DIP
Package Equivalence Code DIP24,.3
Package Shape RECTANGULAR
Package Style IN-LINE Meter
Power Supplies 3.3/5 V
Prop. Delay@Nom-Sup 11 ns
Propagation Delay (tpd) 11.5 ns
Qualification Status Not Qualified
Seated Height-Max 5.08 mm
Sub Category Bus Driver/Transceivers
Supply Voltage-Max (Vsup) 6 V
Supply Voltage-Min (Vsup) 2 V
Supply Voltage-Nom (Vsup) 3.3 V
Surface Mount NO
Technology CMOS
Temperature Grade INDUSTRIAL
Terminal Finish MATTE TIN
Terminal Form THROUGH-HOLE
Terminal Pitch 2.54 mm
Terminal Position DUAL
Translation N/A
Trigger Type POSITIVE EDGE
Width 7.62 mm
会社名称Fairchild Semiconductor Corporation
設立1957
所在地3030 Orchard Parkway San Jose, CA 95134 United States
URLhttp://www.fairchildsemi.com/

74AC648SPCのレビュー

74AC648SPC のご注文について