型番 | CY37512P352-83BGC |
---|---|
メーカー | CYPRESS |
データシート | ![]() |
Additional Feature | 512 MACROCELLS; CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V |
Clock Frequency-Max | 62.5 MHz |
In-System Programmable | YES |
JESD-30 Code | S-PBGA-B352 |
JESD-609 Code | e0 |
JTAG BST | YES |
Length | 35 mm |
Number of Dedicated Inputs | 5 |
Number of I/O Lines | 269 |
Number of Macro Cells | 512 |
Number of Terminals | 352 |
Operating Temperature-Max | 70 Cel |
Operating Temperature-Min | 0 Cel |
Organization | 5 DEDICATED INPUTS, 269 I/O |
Output Function | MACROCELL |
Package Body Material | PLASTIC/EPOXY |
Package Code | BGA |
Package Equivalence Code | BGA352,26X26,50 |
Package Shape | SQUARE |
Package Style | GRID ARRAY Meter |
Power Supplies | 3.3/5 V |
Programmable Logic Type | EE PLD |
Propagation Delay | 15 ns |
Qualification Status | Not Qualified |
Seated Height-Max | 2.46 mm |
Sub Category | Programmable Logic Devices |
Supply Voltage-Max | 5.25 V |
Supply Voltage-Min | 4.75 V |
Supply Voltage-Nom | 5 V |
Surface Mount | YES |
Technology | CMOS |
Temperature Grade | COMMERCIAL |
Terminal Finish | TIN LEAD |
Terminal Form | BALL |
Terminal Pitch | 1.27 mm |
Terminal Position | BOTTOM |
Width | 35 mm |
会社名称 | Cypress Semiconductor Corporation. |
---|---|
所在地 | 198 Champion Court San Jose, CA 95134 USA |
URL | http://www.cypress.com/ |
CY37512P352-83BGC - CYPRESS の商品詳細ページです。