EPM7064STC100-10N データシート Altera

EPM7064STC100-10N - ALTERA の商品詳細ページです。

1
EPM7064STC100-10N
  • EPM7064STC100-10N
  • EPM7064STC100-10N
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
  • no_image
2営業日以内に回答いたします

EPM7064STC100-10N の詳細情報

  • 仕様・詳細
  • メーカー情報
型番EPM7064STC100-10N
メーカーALTERA
データシートProduct_list_pdf
Additional Feature 64 MACROCELLS; 4 LABS; CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V
Clock Frequency-Max 125 MHz
In-System Programmable YES
JESD-30 Code S-PQFP-G100
JESD-609 Code e3
JTAG BST NO
Length 14 mm
Moisture Sensitivity Level 3
Number of Dedicated Inputs 0
Number of I/O Lines 68
Number of Macro Cells 64
Number of Terminals 100
Operating Temperature-Max 70 Cel
Operating Temperature-Min 0 Cel
Organization 0 DEDICATED INPUTS, 68 I/O
Output Function MACROCELL
Package Body Material PLASTIC/EPOXY
Package Code LFQFP
Package Equivalence Code TQFP100,.63SQ
Package Shape SQUARE
Package Style FLATPACK, LOW PROFILE, FINE PITCH Meter
Peak Reflow Temperature (Cel) 260
Power Supplies 3.3/5,5 V
Programmable Logic Type EE PLD
Propagation Delay 10 ns
Qualification Status Not Qualified
Seated Height-Max 1.27 mm
Sub Category Programmable Logic Devices
Supply Voltage-Max 5.25 V
Supply Voltage-Min 4.75 V
Supply Voltage-Nom 5 V
Surface Mount YES
Technology CMOS
Temperature Grade COMMERCIAL
Terminal Finish MATTE TIN
Terminal Form GULL WING
Terminal Pitch 0.5 mm
Terminal Position QUAD
Time@Peak Reflow Temperature-Max (s) 40
Width 14 mm
会社名称アルテラ
設立1983
所在地101 Innovation Drive San Jose, CA 95134 United States
URLhttp://www.altera.com/

EPM7064STC100-10Nのレビュー

EPM7064STC100-10N のご注文について