EP910JC40 データシート Altera

EP910JC40 - ALTERA の商品詳細ページです。

1
No Image
2営業日以内に回答いたします

EP910JC40 の詳細情報

  • 仕様・詳細
  • メーカー情報
型番EP910JC40
メーカーALTERA
データシートProduct_list_pdf
Additional Feature MACROCELLS INTERCONNECTED BY GLOBAL BUS; 24 MACROCELLS; 2 EXTERNAL CLOCKS
Architecture PAL-TYPE
Clock Frequency-Max 25 MHz
JESD-30 Code S-CQCC-J44
JESD-609 Code e0
Length 16.51 mm
Number of Dedicated Inputs 12
Number of I/O Lines 24
Number of Inputs 36
Number of Outputs 24
Number of Product Terms 240
Number of Terminals 44
Operating Temperature-Max 70 Cel
Operating Temperature-Min 0 Cel
Organization 12 DEDICATED INPUTS, 24 I/O
Output Function MACROCELL
Package Body Material CERAMIC, METAL-SEALED COFIRED
Package Code QCCJ
Package Equivalence Code LDCC44,.7SQ
Package Shape SQUARE
Package Style CHIP CARRIER Meter
Peak Reflow Temperature (Cel) 220
Power Supplies 5 V
Programmable Logic Type UV PLD
Propagation Delay 40 ns
Qualification Status Not Qualified
Seated Height-Max 4.57 mm
Sub Category Programmable Logic Devices
Supply Voltage-Max 5.25 V
Supply Voltage-Min 4.75 V
Supply Voltage-Nom 5 V
Surface Mount YES
Technology CMOS
Temperature Grade COMMERCIAL
Terminal Finish TIN LEAD
Terminal Form J BEND
Terminal Pitch 1.27 mm
Terminal Position QUAD
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Width 16.51 mm
会社名称アルテラ
設立1983
所在地101 Innovation Drive San Jose, CA 95134 United States
URLhttp://www.altera.com/

EP910JC40のレビュー

EP910JC40 のご注文について