EP910ILC12 データシート Altera

EP910ILC12 - ALTERA の商品詳細ページです。

1
No Image
2営業日以内に回答いたします

EP910ILC12 の詳細情報

  • 仕様・詳細
  • メーカー情報
型番EP910ILC12
メーカーALTERA
データシートProduct_list_pdf
Additional Feature MACROCELLS INTERCONNECTED BY GLOBAL BUS; 24 MACROCELLS; 2 EXTERNAL CLOCKS
Architecture PAL-TYPE
Clock Frequency-Max 76.9 MHz
JESD-30 Code S-PQCC-J44
JESD-609 Code e0
Number of Dedicated Inputs 12
Number of I/O Lines 24
Number of Inputs 36
Number of Outputs 24
Number of Product Terms 240
Number of Terminals 44
Operating Temperature-Max 70 Cel
Operating Temperature-Min 0 Cel
Organization 12 DEDICATED INPUTS, 24 I/O
Output Function MACROCELL
Package Body Material PLASTIC/EPOXY
Package Code QCCJ
Package Equivalence Code LDCC44,.7SQ
Package Shape SQUARE
Package Style CHIP CARRIER Meter
Peak Reflow Temperature (Cel) 220
Power Supplies 5 V
Programmable Logic Type OT PLD
Propagation Delay 15 ns
Qualification Status Not Qualified
Sub Category Programmable Logic Devices
Supply Voltage-Max 5.25 V
Supply Voltage-Min 4.75 V
Supply Voltage-Nom 5 V
Surface Mount YES
Technology CMOS
Temperature Grade COMMERCIAL
Terminal Finish TIN LEAD
Terminal Form J BEND
Terminal Pitch 1.27 mm
Terminal Position QUAD
会社名称アルテラ
設立1983
所在地101 Innovation Drive San Jose, CA 95134 United States
URLhttp://www.altera.com/

EP910ILC12のレビュー

EP910ILC12 のご注文について