型番 | EP320PC-2 |
---|---|
メーカー | ALTERA |
データシート | ![]() |
Additional Feature | 8 MACROCELLS; SHARED INPUT/CLOCK |
Architecture | PAL-TYPE |
Clock Frequency-Max | 40 MHz |
JESD-30 Code | R-PDIP-T20 |
JESD-609 Code | e0 |
Length | 26.162 mm |
Number of Dedicated Inputs | 9 |
Number of I/O Lines | 8 |
Number of Inputs | 18 |
Number of Outputs | 8 |
Number of Product Terms | 72 |
Number of Terminals | 20 |
Operating Temperature-Max | 70 Cel |
Operating Temperature-Min | 0 Cel |
Organization | 9 DEDICATED INPUTS, 8 I/O |
Output Function | MACROCELL |
Package Body Material | PLASTIC/EPOXY |
Package Code | DIP |
Package Equivalence Code | DIP20,.3 |
Package Shape | RECTANGULAR |
Package Style | IN-LINE Meter |
Peak Reflow Temperature (Cel) | 220 |
Power Supplies | 5 V |
Programmable Logic Type | OT PLD |
Propagation Delay | 35 ns |
Qualification Status | Not Qualified |
Sub Category | Programmable Logic Devices |
Supply Voltage-Max | 5.25 V |
Supply Voltage-Min | 4.75 V |
Supply Voltage-Nom | 5 V |
Surface Mount | NO |
Technology | CMOS |
Temperature Grade | COMMERCIAL |
Terminal Finish | TIN LEAD |
Terminal Form | THROUGH-HOLE |
Terminal Pitch | 2.54 mm |
Terminal Position | DUAL |
Width | 7.62 mm |
会社名称 | アルテラ |
---|---|
設立 | 1983 |
所在地 | 101 Innovation Drive San Jose, CA 95134 United States |
URL | http://www.altera.com/ |
EP320PC-2 - ALTERA の商品詳細ページです。