EP20K200RC240-1 データシート Altera

EP20K200RC240-1 - ALTERA の商品詳細ページです。

1
No Image
2営業日以内に回答いたします

EP20K200RC240-1 の詳細情報

  • 仕様・詳細
  • メーカー情報
型番EP20K200RC240-1
メーカーALTERA
データシートProduct_list_pdf
Clock Frequency-Max 100 MHz
JESD-30 Code S-PQFP-G240
JESD-609 Code e0
Length 32 mm
Moisture Sensitivity Level 3
Number of Dedicated Inputs 4
Number of I/O Lines 174
Number of Inputs 168
Number of Logic Cells 8320
Number of Outputs 168
Number of Terminals 240
Operating Temperature-Max 85 Cel
Operating Temperature-Min 0 Cel
Organization 4 DEDICATED INPUTS, 174 I/O
Output Function MACROCELL
Package Body Material PLASTIC/EPOXY
Package Code FQFP
Package Equivalence Code HQFP240,1.37SQ,20
Package Shape SQUARE
Package Style FLATPACK, FINE PITCH Meter
Peak Reflow Temperature (Cel) 220
Power Supplies 2.5,2.5/3.3 V
Programmable Logic Type LOADABLE PLD
Propagation Delay 0.3 ns
Qualification Status Not Qualified
Seated Height-Max 4.1 mm
Sub Category Field Programmable Gate Arrays
Supply Voltage-Max 2.625 V
Supply Voltage-Min 2.375 V
Supply Voltage-Nom 2.5 V
Surface Mount YES
Technology CMOS
Temperature Grade OTHER
Terminal Finish MATTE TIN
Terminal Form GULL WING
Terminal Pitch 0.5 mm
Terminal Position QUAD
Width 32 mm
会社名称アルテラ
設立1983
所在地101 Innovation Drive San Jose, CA 95134 United States
URLhttp://www.altera.com/

EP20K200RC240-1のレビュー

EP20K200RC240-1 のご注文について