型番 | EP1810JC45 |
---|---|
メーカー | ALTERA |
データシート | ![]() |
Additional Feature | 48 MACROCELL; CONFIGURABLE I/O |
Clock Frequency-Max | 22.2 MHz |
In-System Programmable | NO |
JESD-30 Code | S-CQCC-J68 |
JESD-609 Code | e0 |
JTAG BST | NO |
Length | 24.13 mm |
Number of Dedicated Inputs | 12 |
Number of I/O Lines | 48 |
Number of Macro Cells | 48 |
Number of Terminals | 68 |
Operating Temperature-Max | 70 Cel |
Operating Temperature-Min | 0 Cel |
Organization | 12 DEDICATED INPUTS, 48 I/O |
Output Function | MACROCELL |
Package Body Material | CERAMIC, METAL-SEALED COFIRED |
Package Code | QCCJ |
Package Equivalence Code | LDCC68,1.0SQ |
Package Shape | SQUARE |
Package Style | CHIP CARRIER Meter |
Peak Reflow Temperature (Cel) | 220 |
Power Supplies | 5 V |
Programmable Logic Type | UV PLD |
Propagation Delay | 50 ns |
Qualification Status | Not Qualified |
Seated Height-Max | 5.08 mm |
Sub Category | Programmable Logic Devices |
Supply Voltage-Max | 5.25 V |
Supply Voltage-Min | 4.75 V |
Supply Voltage-Nom | 5 V |
Surface Mount | YES |
Technology | CMOS |
Temperature Grade | COMMERCIAL |
Terminal Finish | TIN LEAD |
Terminal Form | J BEND |
Terminal Pitch | 1.27 mm |
Terminal Position | QUAD |
Time@Peak Reflow Temperature-Max (s) | NOT SPECIFIED |
Width | 24.13 mm |
会社名称 | アルテラ |
---|---|
設立 | 1983 |
所在地 | 101 Innovation Drive San Jose, CA 95134 United States |
URL | http://www.altera.com/ |
EP1810JC45 - ALTERA の商品詳細ページです。